메뉴 건너뛰기




Volumn 32, Issue 7, 2011, Pages 940-942

Evaluation of Cu diffusion from Cu through-silicon via (TSV) in three-dimensional LSI by transient capacitance measurement

Author keywords

3 D LSI; Capacitancetime C t; charge carrier lifetime; Cu diffusion; Cu through silicon via (TSV)

Indexed keywords

3-D LSI; ACTIVE AREA; BARRIER LAYERS; C-T CURVE; CAPACITANCETIME C-T; CU ATOMS; CU DIFFUSION; DEVICE RELIABILITY; GATE TRENCHES; GENERATION LIFETIME; MINORITY CARRIER; TRENCH CAPACITORS;

EID: 79959790622     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2011.2141109     Document Type: Article
Times cited : (47)

References (7)
  • 1
    • 0032116366 scopus 로고    scopus 로고
    • Future system-on-silicon LSI chips
    • Jul./Aug.
    • M. Koyanagi, H. Kurino, K.-W. Lee, K. Sakuma, and H. Itani, "Future system-on-silicon LSI chips," IEEE Micro, vol. 18, no. 4, pp. 17-22, Jul./Aug. 1998.
    • (1998) IEEE Micro , vol.18 , Issue.4 , pp. 17-22
    • Koyanagi, M.1    Kurino, H.2    Lee, K.-W.3    Sakuma, K.4    Itani, H.5
  • 2
    • 61549132828 scopus 로고    scopus 로고
    • High-density through silicon vias for 3-D LSIs
    • Jan.
    • M. Koyanagi, T. Fukushima, and T. Tanaka, "High-density through silicon vias for 3-D LSIs," Proc. IEEE, vol. 97, no. 1, pp. 49-59, Jan. 2009.
    • (2009) Proc. IEEE , vol.97 , Issue.1 , pp. 49-59
    • Koyanagi, M.1    Fukushima, T.2    Tanaka, T.3
  • 3
    • 33747566850 scopus 로고    scopus 로고
    • 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
    • May
    • K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration," Proc. IEEE, vol. 89, no. 5, pp. 602-633, May 2001.
    • (2001) Proc. IEEE , vol.89 , Issue.5 , pp. 602-633
    • Banerjee, K.1    Souri, S.J.2    Kapur, P.3    Saraswat, K.C.4
  • 4
    • 78650863245 scopus 로고    scopus 로고
    • Eval- uation of Cu contamination at backside surface of thinned wafer in 3-D integration by transient-capacitance measurement
    • Jan.
    • J.-C. Bea, K. W. Lee, T. Fukushima, T. Tanaka, and M. Koyanagi, "Eval- uation of Cu contamination at backside surface of thinned wafer in 3-D integration by transient-capacitance measurement," IEEE Electron Device Lett., vol. 32, no. 1, pp. 66-68, Jan. 2011.
    • (2011) IEEE Electron Device Lett. , vol.32 , Issue.1 , pp. 66-68
    • Bea, J.-C.1    Lee, K.W.2    Fukushima, T.3    Tanaka, T.4    Koyanagi, M.5
  • 5
    • 0032634543 scopus 로고    scopus 로고
    • Measurement time reduction for generation lifetime
    • May
    • S.-Y. Lee and D. K. Schroder, "Measurement time reduction for generation lifetime," IEEE Trans. Electron Devices, vol. 46, no. 5, pp. 1016-1021, May 1999.
    • (1999) IEEE Trans. Electron Devices , vol.46 , Issue.5 , pp. 1016-1021
    • Lee, S.-Y.1    Schroder, D.K.2
  • 6
    • 0030781795 scopus 로고    scopus 로고
    • Carrier lifetimes in silicon
    • PII S0018938397003195
    • D. K. Schroder, "Carrier lifetimes in silicon," IEEE Trans. Electron Devices, vol. 44, no. 1, pp. 160-170, Jan. 1997. (Pubitemid 127761362)
    • (1997) IEEE Transactions on Electron Devices , vol.44 , Issue.1 , pp. 160-170
    • Schroder, D.K.1
  • 7
    • 70350068097 scopus 로고    scopus 로고
    • Role of copper in light induced minority-carrier lifetime degradation of silicon
    • Oct.
    • H. Savin, M. Yli-Koski, and A. Haarahiltunen, "Role of copper in light induced minority-carrier lifetime degradation of silicon," Appl. Phys. Lett., vol. 95, no. 15, pp. 1521111-1521113, Oct. 2009.
    • (2009) Appl. Phys. Lett. , vol.95 , Issue.15 , pp. 1521111-1521113
    • Savin, H.1    Yli-Koski, M.2    Haarahiltunen, A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.