On a scalable, non-blocking optical router for photonic networks-on-chip designs

2011 Symposium on Photonics and Optoelectronics, SOPO 2011

Volumn , Issue , 2011, Pages

  Tan, Xianfang ^a   Yang, Mei ^a   Zhang, Lei ^a   Jiang, Yingtao ^a   Yang, Jianyi ^b  

^a Las Vegas   (United States)

^b ZHEJIANG UNIVERSITY   (China)

Author keywords

Micro ring resonator; Optical router; Photonic NoC

Indexed keywords

BASIC BUILDING BLOCK; INPUT WAVELENGTH; MICRORING RESONATOR; NETWORKS ON CHIPS; NON-BLOCKING; ON CHIPS; OPTICAL ROUTERS; POWER-LOSSES; PROCESSING CORE; ROUTER DESIGN; SILICON WAVEGUIDE; WAVELENGTH ASSIGNMENT;

DESIGN; OPTICAL RESONATORS; OPTOELECTRONIC DEVICES; PHOTONICS;

ROUTERS;

EID: 79959332284     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOPO.2011.5780550     Document Type: Conference Paper

References (19)

1. S. Assefa, F. Xia, and Y. A. Vlasov, "Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects, " Nature, vol. 464, pp. 80-84, Mar. 2010.
2. C. Batten, A. Joshi, J. Orcutt, et al., "Building manycore processor-to- DRAM networks with monolithic silicon photonics, " in Proc. 16th IEEE Symp. High Performance Interconnects, 2008, pp. 21-30.
3. M. Briere, B. Girodias, et al., "System level assessment of an optical NoC in an MPSoC platform, " in Proc. Design, Auto. & Test in Europe Opt. Conf. & Exhibition, 2007, pp. 1-6.
4. A. W. Fang, B. R. Koch, et al., "A racetrack mode-locked silicon evanescent laser, " Optics Express, vol. 16, no. 2, pp. 1393-1398, 2008. (Pubitemid 351162251)
5. H. Gu, J, Xu, and W. Zhang, "A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, " in Proc. Design, Auto. & Test Europe Conf. & Exhibition, 2009, pp. 3-8.
6. H. Gu, K. H. Mo, J. Xu, and W. Zhang, "A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip, " in Proc. IEEE Int'l Symp. VLSI (ISVLSI), 2009, pp. 19-24.
7. ITRS 2009, The International Technology Roadmap for Semiconductors. Available: http://www.itrs.net/Links/2009ITRS/2009-Chapters-2009Tables/2009- Interconnect.pdf.
8. N. Kirman, and J. F. Martinez, "A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing, " ACM SIGARCH Comp. Architect. News, vol. 38, no. 1, pp. 15-28, Mar. 2010.
9. M. Lipson, "Compact electro-optic modulators on a silicon chip, " IEEE J. Select. Topics Quantum Electron, vol. 12, no. 6, pp. 1520-1526, Nov. 2006. (Pubitemid 44956121)
10. M. Lipson, "Guiding, modulating, and emitting light on siliconchallenges and opportunities, " J. Lightwave Technol., vol. 23, no.12, pp. 4222-4238, Dec. 2005. (Pubitemid 43137029)
11. B. E. Little, S. T. Chu, W. Pan, and Y. Kokubun, "Microring resonator arrays for VLSI photonics, " IEEE Photon. Technol. Lett., vol. 12, pp. 323-325, Mar. 2000. (Pubitemid 30583925)
12. A. Liu, "Announcing the world's first 40G silicon laser modulator, " (2007) Intel website. Available: http://blogs.intel.com/research-/2007/ 07/40g-modulator.php.
13. J. Liu, X. Sun, R. C. Aguilera, L. C. Kimerling, and J. Michel, "Ge-on-Si laser operating at room temperature, " Opt. Lett., vol. 35, no. 5, pp. 679- 681, 2010.
14. A. W. Poon, F. Xu, and X. Luo, "Cascaded microresonator-based matrix switch for silicon on-chip optical interconnect, " Proc. IEEE, vol. 97, no. 7, pp. 1216-1238, Jul. 2009.
15. A. W. Poon, F. Xu, and X. Luo, "Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip, " in Proc. SPIE Int'l Soc. Opt. Eng., 2008.
16. A. Shacham, K. Bergman, and L. P. Carloni, "Photonic networks-onchip for future generations of chip multiprocessors, " IEEE Trans. Computers, vol. 57, no. 9, pp. 1246-1260, Sep. 2008.
17. N. Sherwood-Droz, H. Wang, et al., "Optical 4×4 hitless silicon router for optical networks-on-chip (NoC), " Optics Express, vol. 16, no. 20, pp.15915-15922, Sep. 2008.
18. L. Zhang, M. Yang, Y. Jiang, E. Regentova, and E. Lu, "Generalized wavelength routed optical micronetwork in network-on-chip, " in Proc. 18th IASTED Int'l Conf. Parallel and Distributed Comp. and Sys., 2006, pp. 698-703.
19. L. Zhang, M. Yang, Y. Jiang, and E. Regentova, "Architectures and routing schemes for optical network-on-chips, " Comp. & Elec. Engneering, vol. 35, no. 6, pp. 856-877, Nov. 2009.