Signal integrity analysis and optimization for 3D ICs

Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011

Volumn , Issue , 2011, Pages 42-49

  Liu, Chang ^a   Song, Taigon ^a   Lim, Sung Kyu ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D ICS; ANALYSIS RESULTS; CHIP AREAS; CRITICAL PATH DELAYS; FORCE-DIRECTED; SIGNAL INTEGRITY; SIGNAL INTEGRITY ANALYSIS;

THREE DIMENSIONAL;

EID: 79959237959     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2011.5770701     Document Type: Conference Paper

References (10)

1. K. L. Shepard and V. Narayanan, Noise in Deep Submicron Digital Design," in Proc. IEEE Int. Conf. on Computer-Aided Design, 1996, pp. 524-531.
2. D. H. Kim, K. Athikulwongse, and S. K. Lim, A Study of Through-Silicon-Via Impact on the 3D Stacked IC Layout," in Proc. IEEE Int. Conf. on Computer-Aided Design, Nov. 2009, pp. 674-680.
3. M. Pathak, Y. -J. Lee, T. Moon, and S. K. Lim, Through Silicon Via Management during 3D Physical Design: When to Add and How Many?" in Proc. IEEE Int. Conf. on Computer-Aided Design, Nov. 2010.
4. K. Yoon, G. Kim, W. Lee, T. Song, J. Lee, H. Lee, K. Park, and J. Kim, Modeling and Analysis of Coupling between TSVs, Metal, and RDL interconnects in TSV-based 3D IC with Silicon Interposer in Electronics Packaging Technology Conference, 2009, pp. 702-706.
5. R. Weerasekera, M. Grange, D. Pamunuwa, H. Tenhunen, and L. -R. Zheng, Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits," in IEEE International 3 D System Integration Conf., 2009, pp. 1-8.
6. I. Savidis and E. G. Friedman, Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance," in IEEE Trans. on Electron Devices, 2009, pp. 1873-1881.
7. C. Liu and S. K. Lim, A study of Signal Integrity Issues in Through-Silicon-Via-based 3D ICs," in Proc. IEEE Int. Interconnect Technology Conference, 2010, pp. 1-3.
8. J. Cho, J. Shim, E. Song, J. S. Pak, J. Lee, H. Lee, K. Park, and J. Kim, "Active Circuit to Through Silicon Via (TSV) Noise Coupling," in Proc. IEEE Electrical Performance of Electronic Packaging, 2007, pp. 97-100.
9. N. H. Khan, S. M. Alam, and S. Hassoun, Through-Slicon Via (TSV)-induced Noise Characterization and Noise Mitigation using Coaxial TSVs in IEEE International 3D System Integration Conf., 2009, pp. 1-7.
10. P. Spindler, U. Schlichtmann, and F. M. Johannes, Kraftwerk2-A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2008, pp. 1388-1411.