10×10: A general-purpose architectural approach to heterogeneity and energy efficiency

Procedia Computer Science

Volumn 4, Issue , 2011, Pages 1987-1996

  Chien, Andrew A ^a   Snavely, Allan ^a   Gahagan, Mark ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Compilers; Computer architecture; Heterogeneity; Hybrid computing; Moore's law; Parallelism; Performance

Indexed keywords

HETEROGENEITY; HYBRID COMPUTING; MOORE'S LAW; PARALLELISM; PERFORMANCE;

MICROPROCESSOR CHIPS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; SOFTWARE ARCHITECTURE;

ENERGY EFFICIENCY;

EID: 79958263695     PISSN: None     EISSN: 18770509     Source Type: Conference Proceeding    
DOI: 10.1016/j.procs.2011.04.217     Document Type: Conference Paper

References (45)

1. DARPA Exascale Hardware Study, Exascale Computing Study: Technology Challenges in Achieving an Exascale Systems. http://users.ece.gatech.edu/ mrichard/ExascaleComputingStudyReports/exascale-final-report-100208.pdf, 2008.
2. Kaxiras and Martonosi, "Computer Architecture Techniques for Power Efficiency", Morgan-Claypool, 2008.
3. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Prentice-Hall, 5th Edition, 2006.
4. Shekhar Y. Borkar and Andrew A. Chien, The Future of Microprocessors: Technology Scaling: Changing Technology Landscape Shapes the Next 20 Years of Microprocessor Architecture, Communication of the Association for Computing Machinery, to appear, Spring 2011.
5. Proceedings of the ACM/IEEE International Symposium on Computer Architecture, 1995 through 2010, numerous papers.
6. IEEE Workshop on Field-programmable Custom Computing Machines, 2000-2010.
7. Imagination Technologies, Power VR Technology Overview, http://www.imgtec.com/, 2009.
8. Fuchs, et. al. Pixel-Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories, SIGGRAPH 1989.
9. A. Zein, et. al. Performance Evaluation of the NVIDIA GeForce 8800 GTX GPU for Machine Learning. (ICCS'08), 2008.
10. Robert Broderson. 2004. A Conversation with Teresa Meng. Queue 2, 1 (March 2004), 14-21.
11. J. Makino, et. al. GRAPE-DR: 2-Pflops massively-parallel computer with 512-core, 512-Gflops processor chips for scientific computing, ACM/IEEE Conference on Supercomputing, 2007.
12. Shaw, et. al. Anton, a Special-Purpose Machine for Molecular Dynamics Simulation, ISCA 2007, San Diego, CA, 2007.
13. D. Donofrio, et. al. Energy-Efficient Computing for Extreme-Scale Science, IEEE Computer, November 2009 (vol. 42 no. 11), pp. 62-71.
14. SRC: Delivering programmer-friendly reconfigurable processor-based computers. http://www.srccomp.com/.
15. R. Hameed, et. al. Understanding sources of inefficiency in general-purpose chips, ISCA 2010.
16. James Balfour, "Efficient Embedded Computing". Stanford University Ph.D. Thesis, 2010.
17. Mudge, et. al. Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits, Proceedings IEEE | Vol. 98, No. 2, February 2010.
18. D. H. Bailey, et. al. NAS parallel benchmark results. ACM/IEEE conference on Supercomputing (Supercomputing'92), 1992.
19. Chang, et. al. Practical Strategies for Power-Efficient Computing Technologies, Proceedings IEEE, Vol 98, No. 2, Feb 2010.
20. Gokhale, et. al. "Building and Using a Highly Parallel Programmable Logic Array", IEEE Computer, Volume 24, Issue 1, January 1991.
21. R. Jain, The Art of Computer Systems Performance Analysis, Wiley, New York, 1991.
22. Standard Performance Evaluation Corporation (SPEC), http://www.spec.org/.
23. Asanovic, et al. The Landscape of Parallel Computing Research: A View from Berkeley, UCB/EECS-2006-183, Dec 2006. (Motifs).
24. Phillip Colella, Defining Software Requirements for Scientific Computing, 2004 (the Seven Dwarves).
25. Olschanowsky, C., Mitesh Miswani, Laura Carrington, Allan Snavely, PIR: PMaC's Idiom Recognizer, PSTI 2010.
26. DARPA UHPC - https://www.fbo.gov/download/3d7/ 3d7cfa30b2b1a93332a444047dea52d8/UHPC-BAA-final-3-2-10-post-(2).pdf.
27. Bader, et. al., "Scalable Graph Exploration on Multicore Processors", in Proceedings of the ACM/IEEE paper on Supercomputing, 2010.
28. Snavely, et. al. "Modeling the effect of acceleration hardware: A study of Gather-scatter on the Convey", submitted for publication, 2010.
29. "The Convey HC-1 Computer: Architecture Overview", Convey Computer, November 2008.
30. J. Smith, "Decoupled Access/Execute Computer Architectures", ACM Transactions on Computer Systems, 1984, pp. 112-119.
31. Cuvillo, et. al. Toward a Software Infrastructure for the Cyclops-64 Cellular Architecture, (HPCS'06), 2006.
32. The Cray XMT Supercomputer, www.cray.com, 2007.
33. The Streaming SIMD Extension. http://en.wikipedia.org/wiki/Streaming- SIMD-Extensions.
34. Advanced Vector Extensions http://en.wikipedia.org/wiki/Advanced-Vector- Extensions.
35. Hauck and Ebeling, et. al. "Totem: Domain-Specific Reconfigurable Logic", submitted for journal publication, 2010.
36. S. Taylor, Intel Integrated Performance Primitives - How to Optimize Software Applications Using Intel IPP, Intel Press, April 2004.
37. Auto-tuning.
38. Nvidia Corporation. CUDA Programming Guide Version 2.0, June 2008.
39. The Khronos Group. OpenCL, the Open Standard for Heterogeneous Parallel Programming, February 2009.
40. J. Kahle, et. al. Introduction to the Cell Multiprocessor, IBM Journal of R&D, Vol. 49, No. 4/5, July/Sept. 2005, pp. 589-604. (Pubitemid 41398407)
41. Intel Sandy Bridge - http://en.wikipedia.org/wiki/Sandy-Bridge- (microarchitecture).
42. AMD Fusion http://en.wikipedia.org/wiki/AMD-Fusion.
43. M. Budiu, et. al. Spatial computation. ASPLOS-XI, 2004, pgs 14-26.
44. G. Venkatesh, et. al. Conservation cores: reducing the energy of mature computations. ASPLOS'10, (March 2010), 205-218.
45. N. Goulding, et. al. GreenDroid: A Mobile Application Processor for Silicon's Dark Future, Proceedings of HotChips, 2010.