Timing variation-aware custom instruction extension technique

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 1517-1520

  Kamal, Mehdi ^a   Afzali Kusha, Ali ^a   Pedram, Massoud ^b  

^a UNIVERSITY OF TEHRAN   (Iran)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

ASIP; Custom Instruction; PDF; Process Variation

Indexed keywords

ASIP; CHIP FABRICATION; CONVENTIONAL APPROACH; CUSTOM INSTRUCTION; MERIT FUNCTION; PDF; PERFORMANCE GAIN; PROBABILISTIC APPROACHES; PROBABILITY DENSITY FUNCTION (PDF); PROCESS VARIATION; STATIC TIMING ANALYSIS; STATISTICAL STATIC TIMING ANALYSIS;

DESIGN; TIMING DEVICES;

PROBABILITY DENSITY FUNCTION;

EID: 79957553102     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. L. Pozzi, K. Atasu, and P. Ienne,"Exact and Approximate Algorithms for the Extension of Embedded Processor Instruction Sets", IEEE Trans. CAD, Vol. 25, No. 7, July 2006.
2. P. Bozini, and L. Pozzi,"Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors," in IEEE TVLSI, Vol. 16, pp. 1259-1267, 2008.
3. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application specific instruction-set extensions under microarchitectural constraints," International Journal of Parallel Programming, Vol. 31, pp. 411-428, 2003.
4. N.T. Clark, H. Zhong, and S. Mahlke ,"Automated Custom Instruction Generation for Domain-Specific Processor Acceleration," in IEEE Trans. on Computers, Vol. 54, pp. 1258-1270, 2005.
5. Y. Xie, and Y. Chen, "Statistical High-Level Synthesis under Process Variability, "in IEEE Transaction Design and Test Computers, Vol. 26, 2009, pp.78-87.
6. F. Wang, Y. Xie, and A. Takach,"Variation-Aware Resource Sharing and Binding in Behavioral Synthesis," in Proceedings of the 2009 Asia and South Pacific Design Automation Conference, 2009, pp. 79-84.
7. F. Wang, G. Sun, and Y. Xie, "A Variation Aware High Level Synthesis Framework," in Proceedings of the conference on Design, automation and test in Europe, 2008, pp. 1063-1068.
8. K. Atasu, G. Dundar, and C. Ozturan."An integer linear programming approach for identifying instruction-set extensions," in Proc. of CODES+ISSS, 2005, pp. 172-177.
9. N. Clark, A. Hormati, S. Mahlke, and S. Yehia,"Scalable subgraph mapping for acyclic computation accelerators,quot; in Proc. of CASES, 2006, pp. 147-157. (Pubitemid 47113103)
10. V. Veetil, Y. Chang, D. Sylvester, and D. Blaauw, "Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization," in Proceedings of the 47th Design Automation Conference, 2010, pp. 793-798.
11. M. R. Guthaus et al. ,"MiBench: A free, commercially representative embedded benchmark suite," in Proc. of Int. workshop on workload characterization, 2001, pp. 3-14.
12. R. Ramaswamy and T. Wolf, "PacketBench: A tool for workload characterization of network processing," in Proc. of IEEE International Workshop on Workload Characterization, October 2003, pp. 42-50.
13. SNU-RT Real Time Benchmarks.[Online]. Available: http://archi.snu.ac.kr/ realtime/benchmark/.
14. FreePDK, AFree OpenAccess 45nm PDK and Cell Library for university, http://www.eda.ncsu.edu