A two-stage rate control mechanism for RDO-based H.264/AVC encoders

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 21, Issue 5, 2011, Pages 660-673

  Chang, Li Chuan ^a,b   Kuo, Chih Hung ^a   Liu, Bin Da ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b CHUNG SHAN INSTITUTE OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

H.264 AVC; rate control; rate distortion optimization

Indexed keywords

COST CALCULATOR; DATA DEPENDENCIES; H.264/AVC; H.264/AVC ENCODER; HARDWARE ENCODERS; HIGH RATE; INTER PREDICTION; INTRA PREDICTION; LOW COMPLEXITY; MACRO BLOCK; MEAN ABSOLUTE DIFFERENCES; MOTION INFORMATION; PREDICTION ALGORITHMS; PROPOSED ARCHITECTURES; RATE CONTROL ALGORITHMS; RATE CONTROLS; RATE DISTORTION PERFORMANCE; RATE DISTORTIONS; RATE-CONTROL MECHANISM; RATE-DISTORTION OPTIMIZATION; TWO STAGE;

ALGORITHMS; COMPUTATIONAL COMPLEXITY; ELECTRIC DISTORTION; FORECASTING; MOTION ESTIMATION; MOTION PICTURE EXPERTS GROUP STANDARDS; OPTIMIZATION; SIGNAL DISTORTION;

IMAGE CODING;

EID: 79955573532     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2011.2129770     Document Type: Article

References (28)

1. Information Technology-Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13818-2 and ITU-T Rec. H.262, 1996.
2. Information Technology-Coding of Audio-Visual Objects-Part 2: Visual, ISO/IEC 14496-2, 1999.
3. L. Fan, S. Ma, and F. Wu, "Overview of AVS video standard," in Proc. IEEE Int. Conf. Multimedia Expo, Jun. 2004, pp. 423-426. (Pubitemid 40063062)
4. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, Joint Video Team, May 2003.
5. Y. I. Jeon, C. H. Han, S. W. Lee, and H. S. Kang, "Fast intra mode decision algorithm using directional gradients for H.264," in Proc. Int. Conf. Image Signal Process., Oct. 2009, pp. 1-4.
6. L. Shen, Z. Liu, Z. Zhang, and X. Shi, "Fast inter mode decision using spatial property of motion field," IEEE Trans. Multimedia, vol. 10, no. 6, pp. 1208-1214, Oct. 2008.
7. H. C. Chang, J. W. Chen, B. T. Wu, C. L. Su, J. S. Wang, and J. I. Guo, "A dynamic quality-adjustable H.264 video encoder for power-aware video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 19, no. 12, pp. 1739-1754, Dec. 2009.
8. T. C. Chen, S. Y. Chien, Y. W. Huang, C. H. Tsai, C. Y. Chen, T. W. Chen, and L. G. Chen, "Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 6, pp. 673-688, Jun. 2006.
9. Z. Liu, Y. Song, M. Shao, S. Li, L. Li, S. I. M. Nakagawa, S. Goto, and T. Ikenaga, "A 1.41w H.264/AVC real-time encoder SoC for HDTV 1080P," in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 12-13. (Pubitemid 351306549)
10. K. Babionitakis, G. Lentaris, K. Nakos, D. Reisis, N. Vlassopoulos, G. Doumenis, G. Georgakarakos, and J. Sifnaios, "An efficient H.264 VLSI advanced video encoder," in Proc. IEEE Int. Conf. Electron. Circuits Syst., Dec. 2006, pp. 545-548.
11. T. C. Chen, Y. H. Chen, C. Y. Tsai, S. F. Tsai, S. Y. Chien, and L. G. Chen, "2.8 to 67.2 mw low-power and power-aware H.264 encoder for mobile applications," in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 222-223.
12. Test Model 5, ISO-IEC/JTC1/SC29/WG11/N0400, Apr. 1993.
13. Coding of Moving Pictures and Associated Audio MPEG 97/W1796, ISO/IEC 14496-2 MPEG4 Video VM-Version 8.0, ISO/IEC JTC1/SC29/WG11, Video Group, Stockholm, Sweden, 1997.
14. Z. Li, F. Pan, K. P. Lim, G. Feng, X. Lin, and S. Rahardja, Adaptive Basic Unit Layer Rate Control for JVT, document JVT-G012-r1, 7th Meeting, Pattaya II, Thailand, Mar. 2003.
15. J. W. Gu, "A high quality hardwired rate controller for H.264/AVC realtime video encoding," M.S. thesis, Dept. Comput. Sci. Inf. Eng., Natl. Tsing Hua Univ., Hsinchu, Taiwan, Jul. 2007.
16. P. T. Wu, T. C. Chang, C. L. Su, and J. I. Guo, "A H.264 basic-unit level rate control algorithm facilitating hardware realization," in Proc. IEEE Int. Conf. Acoust. Speech Signal Process., Mar. 2008, pp. 2185-2188.
17. C. H. Kuo, L. C. Chang, K. W. Fan, and B. D. Liu, "Hardware/software co-design of low cost rate control scheme for H.264/AVC," IEEE Trans. Circuits Syst. Video Technol., vol. 20, no. 2, pp. 250-261, Feb. 2010.
18. L. C. Chang, C. H. Kuo, and B. D. Liu, "Low complexity MAD prediction algorithms for rate controllable H.264/AVC hardware encoders," in Proc. IEEE Int. Symp. Circuits Syst., May 2010, pp. 661-664.
19. J. Katto and M. Ohta, "Mathematical analysis of MPEG compression capability and its application to rate control," in Proc. IEEE Int. Conf. Image Process., vol. 2. Oct. 1995, pp. 555-558.
20. J. Wang, Z. Chen, Y. He, and Y. Chen, A MAD-Based Rate Control Strategy, document JVT-D070, 4th Meeting, Klagenfurt, Austria, Jul. 2002.
21. Z. He, Y. Kim, and S. Mitra, "Low-delay rate control for DCT video coding via ρ-domain source modeling," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 8, pp. 928-940, Aug. 2001. (Pubitemid 32780002)
22. Y. Dong, X. Fang, and J. Yang, "Quantization parameter refinement in H.264 through ρ-domain rate model," IEICE Trans. Inform. Syst., vol. E91-D, no. 6, pp. 1834-1937, Jun. 2008.
23. Y. K. Tu, J. F. Yang, and M. T. Sun, "Rate-distortion modeling for effective H.264/AVC encoding," IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 5, pp. 530-543, May 2007.
24. X. Tian, T. M. Le, X. Jiang, and Y. Lian, "Full RDO-support power-aware CABAC encoder with efficient content access," IEEE Trans. Circuits Syst. Video Technol., vol. 19, no. 9, pp. 1262-1273, Sep. 2009.
25. R. Hashimoto, K. Kato, G. Fujita, and T. Onoye, "VLSI architecture of H.264 block size decision based on rate-distortion optimization," in Proc. Int. Symp. Intell. Process. Commun., Dec. 2006, pp. 618-621.
26. Y. H. Su, "A progressive design flow and its application to H.264 BP RDO encoder VLSI design," M.S. thesis, Dept. Comput. Sci. Inf. Eng., Natl. Cheng Kung Univ., Tainan, Taiwan, Jul. 2006.
27. H. B. Yin, X. Z. Lou, Z. L. Xia, and W. Gao, "An efficient VLSI architecture for rate distortion optimization in AVS video encoder," in Proc. IEEE Int. Symp. Circuits Syst., May 2008. pp. 2805-2808.
28. H. Y. Lin, Y. C. Chao, C. H. Chen, B. D. Liu, and J. F. Yang, "Combined 2-D transform and quantization architectures for H.264 video coders," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 1802-1805.