Hardware/Software Codesign of a Low-Cost Rate Control Scheme for H.264/AVC

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 20, Issue 2, 2010, Pages 250-261

  Kuo, Chih Hung ^a   Chang, Li Chuan ^a   Liu, Bin Da ^a   Fan, Kuan Wei ^b  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b HIMAX TECHNOLOGIES INC   (Taiwan)

Author keywords

H.264 advanced video coding; hardware software codesign; rate control

Indexed keywords

ADVANCED VIDEO CODING; COST RATES; H.264/AVC; H.264/AVC VIDEO; HARDWARE IMPLEMENTATIONS; HARDWARE/SOFTWARE CO-DESIGN; IMPLEMENTATION COMPLEXITY; LOW-COMPLEXITY; MACROBLOCK-LEVEL; RATE CONTROLS; RATE DISTORTION PERFORMANCE; REFERENCE SOFTWARE; VIDEO CODING;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; HARDWARE; MOTION ESTIMATION; MOTION PICTURE EXPERTS GROUP STANDARDS; VISUAL COMMUNICATION;

IMAGE CODING;

EID: 76649129599     PISSN: 10518215     EISSN: 15582205     Source Type: Journal    
DOI: 10.1109/TCSVT.2009.2031518     Document Type: Article

References (23)

1. MPEG-2 Video Test Model 5, document N0400.doc, ISO/IEC JTC1/SC29/WG11, Apr. 1993.
2. Video Codec Test Model Near-Term, Version 8 (TMN8), document ITU-T/SG16/Q15-D65d1, Portland, OR, Jun. 1997.
3. Coding of Moving Pictures and Associated Audio MPEG 97/W1796, document MPEG4 Video VM 14496–2, Version 8.0, ISO/IEC JTC1/SC29/WG11, Video Group, Stockholm, Sweden, 1997.
4. Adaptive Basic Unit Layer Rate Control for JVT, doucmnet JVT-G012.doc, Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Pattaya, Thailand, Mar. 2003.
5. S. Takamura and N. Kobayashi, “MPEG-2 one-pass variable bit rate control algorithm and its LSI implementation,” in Proc. IEEE Int. Conf Image Process., vol. 1. Thessaloniki, Greece, Oct. 2001, pp. 942–945.
6. S. C. Cheng and H. M. Hang, “The impact of rate control algorithms on video codec hardware design,” in Proc. IEEE Int. Conf. Image Process., vol. 2. Washington D.C., Oct. 1997, pp. 807–810.
7. H.-C. Fang, T.-C. Wang, Y.-W. Chang, and L.-G. Chen, “Hardware oriented rate control algorithm and implementation for realtime video coding,” in Proc. IEEE Int. Conf. Acoust. Speech Signal Process., vol. 2. Apr. 2003, pp. 489–492.
8. J. C. Tsai, “Rate control for low-delay video using a dynamic rate table,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 1, pp. 133–137, Jan. 2005.
9. J. W. Gu, “A high quality hardwired rate controller for H.264/AVC real-time video encoding,” M.S. thesis, Nat. Tsing Hua Univ., Hsinchu, Taiwan, Jul. 2007.
10. P. T. Wu, T. C. Chang, C. L. Su, and J. I. Guo, “A H.264 basic-unit level rate control algorithm facilitating hardware realization,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., Las Vegas, NV, Mar. 2008, pp. 2185–2188.
11. H. C. Chang, J. W. Chen, C. L. Su, Y. C. Yang, Y. Li, C. H. Chang, Z. M. Chen, W. S. Yang, C. C. Lin, C. W. Chen, J. S. Wang, and J. I. Guo, “A 7 mw to 183 mw dynamic quality-scalable H.264 video encoder chip,” in Proc. Int. Solid State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 280–281.
12. T. C. Chen, S. Y. Chien, Y. W. Huang, C. H. Tsai, C. Y. Chen, T. W. Chen, and L. G. Chen, “Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder,” IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 6, pp. 673–688, Jun. 2006.
13. Z. Liu, Y. Song, M. Shao, S. Li, L. Li, S. I. M. Nakagawa, S. Goto, and T. Ikenaga, “A 1.41W H.264/AVC real-time encoder SoC for HDTV 1080P,” in Proc. Symp. Very-Large-Scale Integr. Circuits Dig. Tech. Papers, Kyoto, Japan, Jun. 2007, pp. 12–13.
14. K. Babionitakis, G. Lentaris, K. Nakos, D. Reisis, N. Vlassopoulos, G. Doumenis, G. Georgakarakos, and J. Sifnaios, “An efficient H.264 VLSI advanced video encoder,” in Proc. IEEE Int. Conf. Electron. Circuits Syst., Nice, France, Dec. 10–13, 2006, pp. 545–548.
15. T. C. Chen, Y. H. Chen, C. Y. Tsai, S. F. Tsai, S. Y. Chien, and L. G. Chen, “2.8 to 67.2 mW low-power and power-aware H.264 encoder for mobile applications,” in Proc. Symp. Very-Large-Scale Integr. Circuits Dig. Tech. Papers, Kyoto, Japan, Jun. 14–16, 2007, pp. 222–223.
16. J. Katto and M. Ohta, “Mathematical analysis of MPEG compression capability and its application to rate control,” in Proc. IEEE Int. Conf. Image Process., vol. 2. Washington D.C., Oct. 23–26, 1995, pp. 555–558.
17. A MAD-Based Rate Control Strategy, document JVT-D070.doc, Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Klagenfurt, Austria, Jul. 2002.
18. T. Chiang and Y. Q. Zhang, “A new rate control scheme using quadratic rate distortion model,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 1, pp. 246–250, Feb. 1997.
19. Z. He, Y. Kim, and S. Mitra, “Low-delay rate control for DCT video coding via p-domain source modeling,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 8, pp. 928–940, Aug. 2001.
20. Y. Liu, Z. G. Li, and Y. C. Soh, “Adaptive MAD prediction and refined R-Q model for H.264 rate control,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., Toulouse, France, May 14–19, 2006, pp. 905–908.
21. X. Jing and L. P. Chau, “Improved frame level MAD prediction and bit allocation scheme for H.264/AVC rate control,” in Proc. IEEE Int. Symp. Circuits Syst., New Orleans, LA, May 27–30, 2007, pp. 3639–3642.
22. H. J. Lee, T. Chiang, and Y. Q. Zhang, “Scalable rate control for MPEG-4 video,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 6, pp. 878–894, Sep. 2000.
23. C. H. Chen and C. J. Tsai, “Out-of-loop rate control for video codec hardware/software co-design,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 5. Vancouver, BC, Canada, May 23–26, 2004, pp. 85–88.