메뉴 건너뛰기




Volumn 16, Issue 2, 2011, Pages

A parallel branch-and-cut approach for detailed placement

Author keywords

Detailed placement; MIP; Parallel

Indexed keywords

BRANCH-AND-CUT; COMMERCIAL SOFTWARE; COMPUTING RESOURCE; CUTTING PLANES; DECISION VARIABLES; DETAILED PLACEMENT; DISTRIBUTED COMPUTING ENVIRONMENT; DISTRIBUTED COMPUTING RESOURCES; DISTRIBUTING COMPUTING; FEASIBLE REGIONS; INTEGER SOLUTIONS; MIP; MIXED INTEGER PROGRAMMING MODEL; OPTIMIZATION ALGORITHMS; OPTIMIZATION PROCEDURES; OPTIMIZATION STRATEGY; PARALLEL; PHYSICAL DESIGN; PLACEMENT STRATEGY; PROBLEM STRUCTURE; RUNTIMES; STANDARD-CELL PLACEMENT; WIRE LENGTH;

EID: 79953848782     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1929943.1929950     Document Type: Article
Times cited : (12)

References (14)
  • 1
    • 0003465839 scopus 로고
    • Finding cutis in the TSP (a preliminary report)
    • Tech. rep. Mar
    • Applegate, D., Bixby, R., Chvatal, V., and Cook, W. 1995. Finding cutis in the TSP (a preliminary report). Tech. rep., DIMACS Tchnical Report 95-05. Mar.
    • (1995) DIMACS Tchnical Report , vol.95 , Issue.5
    • Applegate, D.1    Bixby, R.2    Chvatal, V.3    Cook, W.4
  • 3
    • 29144468974 scopus 로고    scopus 로고
    • Multilevel generalized force-directed method for circuit placement
    • Proceedings of ISPD'05 - 2005 International Symposium on Physical Design
    • Chan, T., Cong, J., and Sze, K. 2005. Multilevel generalized force-directed method for circuit placement. In Proceedings of the International Symposium on Physical Design. 185-192. (Pubitemid 41816864)
    • (2005) Proceedings of the International Symposium on Physical Design , pp. 185-192
    • Chan, T.1    Cong, J.2    Sze, K.3
  • 4
    • 45849140142 scopus 로고    scopus 로고
    • NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints
    • Chen, T.-C., Jiang, Z.-W., Hsu, T.-C., Chen, H.-C., and Chang, Y.-W. 2008. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput-Aid. Des. Integr. Circ. Syst. 27, 3, 1228-1240.
    • (2008) IEEE Trans. Comput-Aid. Des. Integr. Circ. Syst. , vol.27 , Issue.3 , pp. 1228-1240
    • Chen, T.-C.1    Jiang, Z.-W.2    Hsu, T.-C.3    Chen, H.-C.4    Chang, Y.-W.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.