On the interplay of loop caching, code compression, and cache configuration

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 243-248

  Rawlins, Marisha ^a   Gordon Ross, Ann ^a,b  

^a J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

^b NSF Center for High Performance Reconfigurable Computing   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CONFIGURATIONS; CACHE TUNING; CODE COMPRESSION; COMBINED EFFECT; ENERGY SAVING; INSTRUCTION CACHES;

COMPUTER AIDED DESIGN; OPTIMIZATION;

CACHE MEMORY;

EID: 79952920045     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722191     Document Type: Conference Paper

References (18)

1. Albonesi, D. H. 1999. "Selective cache ways: on-demand cache resource allocation," in Proceedings of the 32nd Annual ACM/IEEE international Symposium on Microarchitecture (Haifa, Israel, November 16-18, 1999). International Symposium on Microarchitecture. IEEE Computer Society, Washington, DC, 248-259.
2. Benini, L., Macii, A., and Nannarelli, A. 2001. "Cached-code compression for energy minimization in embedded processors," in Proceedings of the 2001 international Symposium on Low Power Electronics and Design (Huntington Beach, California, United States). ISLPED '01.
3. Burger, D., Austin, T., Bennet, S. "Evaluating Future Microprocessors: The SimpleScalar ToolSet", University of Wisconsin-Madison. Computer Science Department. Tech. Report CS-TR-1308, July 1996.
4. EEMBC. http://www.eembc.org/.
5. Gordon-Ross, A., Vahid, F., and Dutt, N. 2005. "A first look at the interplay of code reordering and configurable caches," in Proceedings of the 15th ACM Great Lakes Symposium on VLSI (Chicago, Illinois, USA, April 17-19, 2005). GLSVSLI '05.
6. Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W., and Barros, E. 2007. "A one-shot configurable-cache tuner for improved energy and performance," in Proceedings of the Conference on Design, Automation and Test in Europe (DATE).
7. Gordon-Ross, A., Vahid, F., and Dutt, N. 2004. "Automatic Tuning of Two-Level Caches to Embedded Applications," in Proceedings of the Conference on Design, Automation and Test in Europe - Volume 1 (February 16-20, 2004). Design, Automation, and Test in Europe. IEEE Computer Society, Washington, DC, 10208.
8. Gordon-Ross, A., Cotterell, and Vahid, F. "Exploiting fixed programs in embedded systems: A Loop cache example," Computer Architecture Letters, Volume 1, January 2002.
9. Guthaus, M.R., Ringenberg, J.S., Ernst,D., Austin, T.M., Mudge, T., Brown, R.B. "MiBench: A free, commercially representative embedded benchmark suite," IEEE 4th Annual Workshop on Workload Characterization, December 2001.
10. Huffman, D. A. "A Method for the Construction of Minimum-Redundancy Codes," Proceedings of the IRE, Vol. 4D, pp. 1098-1101, Sept. 1952.
11. Lekatsas, H.; Henkel, J.; Wolf, W. "Code compression for low power embedded system design," Design Automation Conference, 2000. Proceedings 2000. 37th , vol., no., pp.294-299, 2000.
12. Malik, A., W. Moyer, D. Cermak. "A low power unified cache architecture providing power and performance flexibility," International Symposium on Low Power Electronics and Design, 2000.
13. Nacul, A. C. and Givargis, T. 2004. "Dynamic Voltage and Cache Reconfiguration for Low Power," in Proceedings of the Conference on Design, Automation and Test in Europe - Volume 2 (February 16 - 20, 2004). Design, Automation, and Test in Europe. IEEE Computer Society, Washington, DC, 21376.
14. Rawlins, M. and Gordon-Ross, A. 2010. "Lightweight runtime control flow analysis for adaptive loop caching," in Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI (Providence, Rhode Island, USA, May 16-18, 2010). GLSVLSI '10.
15. Scott, J.,Lee, L., Arends, J., Moyer, B. 1998. "Designing the Low-Power M~CORE Architecture," International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, Barcelona, Spain, July 1998, pp. 145-150
16. Wolfe, A. and Chanin, A. 1992. "Executing compressed programs on an embedded RISC architecture," in Proceedings of the 25th Annual international Symposium on Microarchitecture (Portland, Oregon, United States, December 01 - 04, 1992). International Symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, CA, 81-91. (Pubitemid 23633750)
17. Zhang, C., Vahid, F., and Lysecky, R. 2004. "A self-tuning cache architecture for embedded systems," ACM Trans. Embed. Comput. Syst. 3, 2 (May. 2004), 407-425.
18. Zhang, C., Vahid, F., and Najjar, W. 2000. "A highly-configurable Cache Architecture for Embedded Systems," 30th Annual International Symposium on Computer Architecture, June 2000.