CoRAM: An in-fabric memory architecture for FPGA-based computing

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2011, Pages 97-106

  Chung, Eric S ^a   Hoe, James C ^a   Mai, Ken ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Abstraction; FPGA; Memory; Reconfigurable computing

Indexed keywords

ABSOLUTE PERFORMANCE; ABSTRACTION; APPLICATION-SPECIFIC; COMPUTING DEVICES; DESIGN TIME; DISTRIBUTED COMPUTATIONS; EXTERNAL MEMORY; FPGA; FPGA-BASED COMPUTING; HARDWARE KERNEL; IMPROVING PERFORMANCE; MEMORY; ORDERS-OF-MAGNITUDE; PROCESSING PERFORMANCE; PRODUCT-LINES; RECONFIGURABLE COMPUTING;

ABSTRACTING; ARCHITECTURE; DESIGN; ENERGY EFFICIENCY; LOGIC GATES; MEMORY ARCHITECTURE; MICROPROCESSOR CHIPS; RANDOM ACCESS STORAGE; RECONFIGURABLE HARDWARE; SCALABILITY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952918458     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950413.1950435     Document Type: Conference Paper

References (26)

1. Under the Hood: Intel has company at 65 nm. http://maltiel-consulting. com/Intel-leads-65-nanometer-technology-race-other-Texas-Instruments-Xilinx-AMD- catching-up.htm.
2. M. Adler, K. E. Fleming, A. Parashar, M. Pellauer, and J. Emer. LEAP Scratchpads: Automatic Memory and Cache Management for Reconfigurable Logic. In FPGA'11: Proceedings of the 2011 ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011.
3. Bluespec, Inc. http://www.bluespec.com/products/bsc.htm.
4. F. Brewer and J. C. Hoe. MEMOCODE 2007 Co-Design Contest. In Fifth ACM-IEEE International Conference on Formal Methods and Models for Codesign, 2007.
5. S. Che, J. Li, J. W. Sheaffer, K. Skadron, and J. Lach. Accelerating Compute-Intensive Applications with GPUs and FPGAs. In SASP'08: Proceedings of the 2008 Symposium on Application Specific Processors, pages 101-107, Washington, DC, USA, 2008. IEEE Computer Society.
6. E. S. Chung, P. A. Milder, J. C. Hoe, and K. Mai. Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs? In MICRO-43: Proceedings of the 43th Annual IEEE/ACM International Symposium on Microarchitecture, 2010.
7. E. Cohler and J. Storer. Functionally parallel architecture for array processors. Computer, 14:28-36, 1981.
8. Convey, Inc. http://www.convey.com.
9. T. A. Davis. University of Florida Sparse Matrix Collection. NA Digest, 92, 1994.
10. H. Devos, J. V. Campenhout, and D. Stroobandt. Building an Application-specific Memory Hierarchy on FPGA. 2nd HiPEAC Workshop on Reconfigurable Computing, 2008.
11. T. El-Ghazawi, E. El-Araby, M. Huang, K. Gaj, V. Kindratenko, and D. Buell. The Promise of High-Performance Reconfigurable Computing. Computer, 41(2):69 -76, feb. 2008.
12. J. R. Hauser and J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In FCCM'97: Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, page 12, Washington, DC, USA, 1997. IEEE Computer Society.
13. G. Kalokerinos, V. Papaefstathiou, G. Nikiforos, S. Kavadias, M. Katevenis, D. Pnevmatikatos, and X. Yang. FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability. In Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, SAMOS'09, pages 149-156, Piscataway, NJ, USA, 2009. IEEE Press.
14. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, and M. Horowitz. Smart Memories: A Modular Reconfigurable Architecture. In ISCA'00: Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 161-171, New York, NY, USA, 2000. ACM.
15. P. Nalabalapu and R. Sass. Bandwidth Management with a Reconfigurable Data Cache. In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04, IPDPS'05, pages 159-1-, Washington, DC, USA, 2005. IEEE Computer Society.
16. T. Ngai, J. Rose, and S. Wilton. An SRAM-programmable field-configurable memory. In Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995, May 1995.
17. E. Nurvitadhi, J. C. Hoe, T. Kam, and S.-L. Lu. Automatic Pipelining from Transactional Datapath Specifications. In Design, Automation, and Test in Europe (DATE), 2010.
18. W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling. Numerical Recipes in C: the Art of Scientific Computing. Cambridge University Press, 1988.
19. J. E. Smith. Decoupled access/execute computer architectures. SIGARCH Comput. Archit. News, 10:112-119, April 1982.
20. D. T. S. Thoziyoor, D. Tarjan, and S. Thoziyoor. Cacti 4.0. Technical Report HPL-2006-86, HP Labs, 2006.
21. Victor Podlozhnyuk. Black-Scholes Option Pricing, 2007.
22. T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. SimFlex: Statistical Sampling of Computer System Simulation. IEEE Micro, July 2006.
23. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, 2007. (Pubitemid 350218384)
24. Xilinx, Inc. Virtex-7 Series Overview, 2010.
25. P. Yiannacouras and J. Rose. A parameterized automatic cache generator for FPGAs. In Proc. Field-Programmable Technology (FPT), pages 324-327, 2003.
26. S. P. Young. FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines, United States Patent No. 5, 933, 023. 1996.