An in-memory monitoring database for self adaptive MP2SoCs

2010 Conference on Design and Architectures for Signal and Image Processing, DASIP2010

Volumn , Issue , 2010, Pages 97-104

  Faure, Etienne ^a   Almeida, Gabriel Marchesan ^b   Benabdenbi, Mounir ^b   Benoit, Pascal ^b   Clermidy, Fabien ^c   Pêcheux, François ^a   Sassatelli, Gilles ^b   Torres, Lionel ^b  

^a SORBONNE UNIVERSITÉ   (France)

^b CNRS   (France)

^c CEA GRENOBLE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN PRINCIPLES; DISTRIBUTED DATABASE; FUNCTIONAL APPLICATIONS; MANY-CORE ARCHITECTURE; MEMORY DATABASE; MULTITHREADED; SELF-ADAPTABILITY; SELF-ADAPTIVE; SOC ARCHITECTURE; SOFTWARE-BASED;

DATABASE SYSTEMS; DESIGN; IMAGE PROCESSING; IMAGING SYSTEMS; MULTICORE PROGRAMMING; PROGRAMMABLE LOGIC CONTROLLERS; TELECOMMUNICATION LINKS;

SOFTWARE RELIABILITY;

EID: 79952335720     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DASIP.2010.5706252     Document Type: Conference Paper

References (13)

1. S. Borkar, "Thousand core chips: a technology perspective," in 44th Annual Conference on Design Automation DAC'07, pp. 746-749.
2. IJTAG IEEE P1687. [Online]. Available: http://grouper.ieee.org/groups/ 1687/
3. A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala, "A distributed critical-path timing monitor for a 65nm high-performance microprocessor," in Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2007, pp. 398-399.
4. M. Yohichi, M. Aya, and S. Toshiyuki, "Thermal calibration in cell processor," Patent 7 523 008, April, 2009. [Online]. Available: http://www.freepatentsonline.com/7523008.html
5. Embedded Trace Macrocell, ETMv1.0 to ETMv3.4, Architecture Specification, ARM Limited, 2007. [Online]. Available: www.arm.com
6. IEEE-ISTO 5001-2003, ?The Nexus 5001 ForumâĎć Standard for a Global Embedded Processor Debug Interface, Version 2.0, 2003. [Online]. Available: www.nexus5001.org
7. G. M. ALMEIDA, G. SASSATELLI, P. BENOIT, N. SAINT-JEAN, S. VARYANI, L. TORRES, and M. ROBERT, "An adaptive message passing mpsoc framework," International Journal of Reconfigurable Computing, vol. Volume october 2009.
8. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "Razor: A lowpower pipeline based on circuit-level timing speculation," in 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'03), 2003, pp. 7-17.
9. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A self-tuning dvs processor using delay-error detection and correction," IEEE Journal of Solid-State Circuits, vol. 41, p. 2006, 2005.
10. D. Sylvester, D. Blaauw, and E. Karl, "Elastic: An adaptive self-healing architecture for unpredictable silicon," IEEE Design and Test, vol. 23, no. 6, pp. 484-490, 2006. (Pubitemid 46062907)
11. T. Austin, V. Bertacco, S. Mahlke, and Y. Cao, "Reliable systems on unreliable fabrics," IEEE Design and Test, vol. 25, no. 4, pp. 322-332, 2008.
12. M. A. Olson, K. Bostic, and M. Seltzer, "Berkeley db," in Proceedings of the FREENIX Track: 1999 USENIX Annual Technical Conference Monterey, California, USA, June 6âǍŞ11, 1999.
13. Metakit web site. [Online]. Available: http://www.equi4.com/metakit/