메뉴 건너뛰기




Volumn , Issue , 2010, Pages 333-337

Effects of stress in polysilicon VIA - First TSV technology

Author keywords

[No Author keywords available]

Indexed keywords

3D STACKING; ATTRACTIVE SOLUTIONS; CMOS DEVICES; CRYSTALLINE DEFECTS; ELECTRICAL PERFORMANCE; IMPACT PERFORMANCE; KEY PROCESS; PROCESS STEPS; SILICON SUBSTRATES; SIMULATED DATA; STRESS RELEASE; STRESS-INDUCED; THIN WAFERS; THROUGH-SILICON-VIA; VIA-FIRST; WAFER LEVEL; WARPAGES;

EID: 79951935678     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EPTC.2010.5702658     Document Type: Conference Paper
Times cited : (12)

References (9)
  • 3
    • 54249156473 scopus 로고    scopus 로고
    • Tungsten through silicon via technology for Three-Dimensional LSIs
    • Kikuchi H. et al, "Tungsten through silicon via technology for Three-Dimensional LSIs", Jpn. J. Appl. Phys. Vol. 47, No. 4 (2008), pp. 2801-2806.
    • (2008) Jpn. J. Appl. Phys. , vol.47 , Issue.4 , pp. 2801-2806
    • Kikuchi, H.1
  • 5
    • 35348876001 scopus 로고    scopus 로고
    • Via First Technology Development Based on High Aspect Ratio Trenches Filled with Doped Polysilicon
    • Henry D. et al, "Via First Technology Development Based on High Aspect Ratio Trenches Filled with Doped Polysilicon", Proc 57th Electronic Components and Technology Conf , Reno, NV, May 2007, pp. 830-835.
    • Proc 57th Electronic Components and Technology Conf, Reno, NV, May 2007 , pp. 830-835
    • Henry, D.1
  • 7
    • 63049085746 scopus 로고    scopus 로고
    • Facilitating Ultrathin Wafer Handling for TSV Processing
    • Singapour.secco
    • A. Jouve & al, "Facilitating Ultrathin Wafer Handling for TSV Processing", EPTC 2008, 9-12 december 2008, Singapour.secco.
    • EPTC 2008, 9-12 December 2008
    • Jouve, A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.