Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA

Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10

Volumn , Issue , 2010, Pages 365-368

  Singh, Amit Kumar ^a   Kumar, Akash ^b   Srikanthan, Thambipillai ^a   Ha, Yajun ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED APPLICATION; JPEG DECODERS; MULTIPLE APPLICATIONS; MULTIPROCESSOR SYSTEMS ON CHIPS; NETWORK ON CHIP; RE-CONFIGURABLE; REAL-LIFE APPLICATIONS; RECONFIGURATION OVERHEAD; RUN TIME RECONFIGURATION; RUN-TIME RECONFIGURABLE; RUNTIMES; SYSTEMS FOR REAL-LIFE APPLICATIONS; XILINX FPGA;

EMBEDDED SYSTEMS; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; RECONFIGURABLE HARDWARE; VLSI CIRCUITS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 79551528776     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2010.5681427     Document Type: Conference Paper

References (14)

1. A. Jerraya et al., "Guest editors' introduction: Multiprocessor systemson-chips, " Computer, vol. 38, no. 7, pp. 36-40, 2005.
2. L. Benini et al., "Networks on chips: a new soc paradigm, " Computer, vol. 35, no. 1, pp. 70-78, 2002.
3. T. Dorta et al., "Overview of fpga-based multiprocessor systems, " in ReConFig'09., Dec 2009, pp. 273 -278.
4. G.-G. Mplemenos et al., "Mplem: An 80-processor fpga based multiprocessor system, " in FCCM'08., 2008, pp. 273-274.
5. E. A. Lee et al., "Static scheduling of synchronous data flow programs for digital signal processing, " IEEE Trans. Comput., vol. 36, no. 1, pp. 24-35, 1987.
6. S. Stuijk et al., "SDF3: SDF For Free, " in ACSD'06., June 2006, pp. 276-278.
7. Z. J. Yang et al., "An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarentee, " in FPT'10.
8. A. K. Singh et al., "Communication-aware heuristics for run-time task mapping on noc-based mpsoc platforms, " Journal of Systems Architecture, vol. 56, no. 7, pp. 242 - 255, 2010.
9. S. Lukovic et al., "An automated design flow for noc-based mpsocs on fpga, " in RSP'08, 2008, pp. 58-64.
10. S. V. Tota et al., "A case study for noc-based homogeneous mpsoc architectures, " IEEE Trans. Very Large Scale Integr. Syst., vol. 17, no. 3, pp. 384-388, 2009.
11. A. Kumar et al., "An fpga design flow for reconfigurable network-based multi-processor systems on chip, " in DATE'07, 2007, pp. 117-122.
12. "Xilinx, " 2008, http://www.xilinx.com/.
13. E. Bolotin et al., "Qnoc: Qos architecture and design process for network on chip, " J. Syst. Archit., vol. 50, no. 2-3, pp. 105-128, 2004.
14. D. Bertozzi et al., "Noc synthesis flow for customized domain specific multiprocessor systems-on-chip, " IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 2, pp. 113-129, 2005.