A performance study for iterative stencil loops on GPUs with ghost zone optimizations

International Journal of Parallel Programming

Volumn 39, Issue 1, 2011, Pages 115-142

  Meng, Jiayuan ^a   Skadron, Kevin ^a  

^a University of Virginia   (United States)

Author keywords

Ghost zone; GPU; Halo; Iterative stencil loops; Performance model; Tiling

Indexed keywords

GHOST ZONE; GPU; HALO; ITERATIVE STENCIL LOOPS; PERFORMANCE MODEL; TILING;

ARCHITECTURE; MESSAGE PASSING; OPTIMIZATION; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

SYNCHRONIZATION;

EID: 79551491518     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-010-0142-5     Document Type: Article

References (37)

1. Allen, G., Dramlitsch, T., Foster, I., Karonis, N.T., Ripeanu, M., Seidel, E., Toonen, B.: Supporting efficient execution in heterogeneous distributed computing environments with cactus and globus. In: SC'01, pp. 52-52 (2001)
2. Alpert, M.: Not just fun and games. April (1999)
3. M. Bromley S. Heller T. McNerney G.L. Steele Jr 1991 Fortran at ten gigaflops: the connection machine convolution compiler PLDI '91 26 6 145 156 10.1145/113445.113458
4. Chatterjee, S., Gilbert, J.R., Schreiber, R.: Mobile and replicated alignment of arrays in data-parallel programs. In: SC'93, pp. 420-429 November (1993)
5. Che, S., Boyer, M., Meng, J., Tarjan, D., Sheaffer, J.W., Skadron, K.: A performance study of general purpose applications on graphics processors using CUDA, June (2008)
6. NVIDIA Corporation. Geforce gtx 280 specifications. (2008)
7. NVIDIA Corporation. NVIDIA CUDA visual profiler. June (2008)
8. Dagum, L.: OpenMP: a proposed industry standard API for shared memory programming, October (1997)
9. Datta, K., Murphy, M., Volkov, V., Williams, S., Carter, J., Oliker, L., Patterson, D., Shalf, J., Yelick, K.: Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In: SC '08. 1-12 (2008)
10. Deitz, S.J., Chamberlain, B.L., Snyder, L.: Eliminating redundancies in sum-of-product array computations. In: ICS '01, pp. 65-77 (2001)
11. Evans, L.C.: Partial differential equations. Am. Math. Soc. (1998)
12. Chen, L., Zhang, Z.-Q., Feng, X.-B.: Redundant computation partition on distributed-memory systems. In: ICA3PP '02, pp. 252 (2002)
13. Frigo, M., Strumpen, V.: Cache oblivious stencil computations. In: ICS'05, pp. 361-366 (2005)
14. Goodnight, N.: CUDA/OpenGL fluid simulation. April (2007)
15. Gschwind, M.: Chip multiprocessing and the cell broadband engine. In: CF'06 (2006)
16. C.-H. Huang P. Sadayappan 1993 Communication-free hyperplane partitioning of nested loops J. Parallel Distrib. Comput. 19 2 90 102 0783.68027 10.1006/jpdc.1993.1094
17. Huang, W., Stan, M.R., Skadron, K., Ghosh, S., Sankaranarayanan, K., Velusamy, S.: Compact thermal modeling for temperature-aware design. In: DAC'04. (2004)
18. Electronic Educational Devices Inc. Watts up? electricity meter operator's manual. (2002)
19. Jalby, W., Meier, U.: Optimizing matrix operations on a parallel multiprocessor with a hierarchical memory system, pp. 429-432 (1986)
20. Kamil, S., Husbands, P., Oliker, L., Shalf, J., Yelick, K.: Impact of modern memory subsystems on cache optimizations for stencil computations. In: MSP'05, pp. 36-43 (2005)
21. M. Kowarschik C. Wei W. Karl U. Rüde 2000 Cache-aware multigrid methods for solving poisson's equation in two dimensions Computing 64 4 381 399 0957.68002 10.1007/s006070070032 1783469
22. S. Krishnamoorthy M. Baskaran U. Bondhugula J. Ramanujam A. Rountev P. Sadayappan 2007 Effective automatic parallelization of stencil computations PLDI '07 42 6 235 244 10.1145/1250734.1250761 (Pubitemid 47630691)
23. P. Lee 1995 Techniques for compiling programs on distributed memory multicomputers Parallel Comput. 21 1895 1923 10.1016/0167-8191(95)00052-6 1369230
24. Z. Li Y. Song 2004 Automatic tiling of iterative stencil loops ACM Trans. Program. Lang. Syst. 26 6 975 1028 10.1145/1034774.1034777 (Pubitemid 41270296)
25. N. Manjikian T.S. Abdelrahman 1997 Fusion of loops for parallelism and locality Parallel Distrib. Syst. 8 19 28
26. Meng, J., Skadron, K.: Performance modeling and automatic ghost zone optimization for iterative stencil loops on gpus. In: ICS '09, pp. 256-265 (2009)
27. J. Nickolls I. Buck M. Garland K. Skadron 2008 Scalable parallel programming with CUDA Queue 6 2 40 53 10.1145/1365490.1365500
28. K.N. Premnath J. Abraham 2007 Three-dimensional multi-relaxation time (mrt) lattice-Boltzmann models for multiphase flow J. Comput. Phys. 224 2 539 559 1116.76066 10.1016/j.jcp.2006.10.023 2330283
29. Ramanujam, J.: Tiling of iteration spaces for multicomputers. In: Proceedings International Conference Parallel Processing, pp. 179-186. (1990)
30. Renganarayana, L., Harthikote-Matha, M., Dewri, R., Rajopadhye, S.: Towards optimal multi-level tiling for stencil computations. IPDPS'07, pp. 1-10, March (2007)
31. Renganarayana, L., Rajopadhye, S.: Positivity, posynomials and tile size selection. In: SC '08, pp. 1-12 (2008)
32. Ripeanu, M., Iamnitchi, A., Foster, I.: Cactus application: Performance predictions in a grid environment. In: EuroPar'01. (2001)
33. Rivera G., Tseng, C.-W.: Tiling optimizations for 3D scientific computations. In: SC '00, p. 32 (2000)
34. Ueng, S.-Z., Baghsorkhi, S., Lathara, M., Hwu, W.m.: CUDA-lite: Reducing GPU programming complexity. In: LCPC'08. (2008)
35. Wonnacott, D.: Time skewing for parallel computers. In: WLCPC'99, pp. 477-480 (1999)
36. D. Wonnacott 2002 Achieving scalable locality with time skewing Int. J. Parallel Program. 30 3 181 221 1019.68024 10.1023/A:1015460304860
37. Z. Yang Y. Zhu Y. Pu 2008 Parallel image processing based on CUDA Int. Conf. Comput. Sci. Software Eng. 3 198 201 10.1109/CSSE.2008.1448