Eliminating redundancies in sum-of-product array computations

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 65-77

  Deitz, S J ^a   Chamberlain, B L ^a   Snyder, L ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); DATA FLOW ANALYSIS; INTEGER PROGRAMMING; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; PROGRAMMING THEORY; REDUNDANCY; STORAGE ALLOCATION (COMPUTER); SYSTOLIC ARRAYS;

ARRAY PROGRAMMING LANGUAGES; STENCIL CODES;

HIGH LEVEL LANGUAGES;

EID: 0034818853     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/377792.377807     Document Type: Conference Paper

References (20)

1. Code generation for expressions with common subexpressions
2. Fortran at ten gigaflops: The connection machine convolution compiler
3. Improving register allocation for subscripted variables
4. Scalar replacement in the presence of conditional control flow
5. Register allocation via coloring
6. A comparative study of the nas mg benchmark across parallel languages and architectures
7. Communication and code optimization in sired programs
8. Design and performance of an optimizing simd compiler
9. High performance fortran forum
10. The implementation and evaluation of fusion and contraction in array languages
11. Loop optimization for aggregate array computations
12. Compiling stencils in high performance fortran