Power aware heterogeneous MPSoC with dynamic task scheduling and increased data locality for multiple applications

Proceedings - 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010

Volumn , Issue , 2010, Pages 110-117

  Arnold, Oliver ^a   Fettweis, Gerhard ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

MPSoC; MPSoC analysis tools; MPSoC development tools; Runtime memory management; Runtime power management; Runtime scheduling; Task scheduling

Indexed keywords

ANALYSIS TOOLS; DEVELOPMENT TOOLS; MPSOC; RUN-TIME SCHEDULING; RUNTIMES; TASK-SCHEDULING;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA TRANSFER; DATA VISUALIZATION; EMBEDDED SYSTEMS; ENERGY MANAGEMENT; EQUIPMENT; MULTIPROCESSING SYSTEMS; MULTITASKING; NETWORK ARCHITECTURE; SCHEDULING ALGORITHMS; VISUALIZATION;

SCHEDULING;

EID: 78650942443     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2010.5642075     Document Type: Conference Paper

References (18)

1. U. Ramacher, "Software defined radio prospects for multistandard mobile phones" Computer, 2007.
2. J. Glossner, D. Iancu, M. Moudgill, G. Nacer, S. Jinturkar, S. Stanley, and M. Schulte, "The sandbridge SB3011 platform", EURASIP J. Embedded Syst., 2007.
3. Fatahalian, K., Knight, T. J., Houston et al., "Sequoia: Programming the memory hierarchy", IEEE Conference on Supercomputing, 2006.
4. Matteo Frigo, Charles E. Leiserson, and Keith H. Randall, "The implementation of the Cilk-5 multithreaded language", In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1998.
5. A. Ghuloum, E. Sprangle, J. Fang, G. Wu, X. Zhou, "Flexible Parallel Programming for Terascale Architectures with Ct", Intel, 2007
6. P. Bellens, J. M. Perez, R. M. Badia, and J. Labarta, "CellSs: a programming model for the cell be architecture", In Proceedings of the ACM/IEEE Supercomputing 2006 Conference, November 2006.
7. H. Seidel, "A Task-level Programmable Processor", PhD Thesis, WiKu, October 2006.
8. T. Limberg, M. Winter, M. Bimberg, R. Klemm et al, "A Heterogeneous MPSoC with Hardware Supported Dynamic Task Scheduling for Software Defined Radio", DAC/ISSCC Student Design Contest, 2009.
9. ARM Inc., Platform Baseboard for ARM11MPCore Datasheet
10. J. Hu and R. Marculescu, "Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints", Design, Automation and Test in Europe Conference and Exhibition, 2004.
11. Y. Zhang, X. Hu and D. Chen, "Task scheduling and voltage selection for energy minimization", Design Automation Conference, June 2002.
12. J. Liang, S. Swaminathan and R. Tesssier, "aSoC: a scalable, single-chip communications architecture," International Conference on. Parallel Architectures and Compilation Techniques, Oct. 2000.
13. http://www.emuco.eu, March 2010.
14. http://www.vastsystems.com ( is now Synopsys: http://www.synopsys.com), March 2010.
15. K. Asanovic, R. Bodik, B.C. Catanzaro, et al, "The landscape of parallel computing research: A view from Berkeley", Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, Dec 2006.
16. http://www.infineon.com, March 2010.
17. T. T. Ye, L. Benini and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers", Design Automation Conference, June 2002.
18. Pham et al., "The design and implementation of a first-generation cell processor", In Proceedings of the IEEE International Solid-State Circuits Conference, 2005.