Clustering-based simultaneous task and voltage scheduling for NoC systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2010, Pages 277-283

  Liu, Yifang ^a   Yang, Yu ^b   Hu, Jiang ^b  

^a GOOGLE INC   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLUSTERING ALGORITHMS; COMPUTER AIDED DESIGN; ENERGY EFFICIENCY; VOLTAGE SCALING;

COMMUNICATION STRUCTURES; ENERGY EFFICIENCY IMPROVEMENTS; ENERGY MINIMIZATION; LAGRANGIAN RELAXATION; PROCESSING ELEMENTS; VOLTAGE ASSIGNMENT; VOLTAGE FREQUENCY; VOLTAGE SCHEDULING;

NETWORK-ON-CHIP;

EID: 78650857336     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2010.5654180     Document Type: Conference Paper

References (21)

1. J. Howard et al. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of International Solid-State Circuits Conference, pages 108-109, 2010.
2. J. Chang and M. Pedram. Energy minimization using multiple supply ' voltages. In Proceedings of International Symposium on Low Power Electronics and Design, pages 157-162, 1996.
3. D. Sengupta and R. Saleh. Application-driven floorplan-aware voltage island design. Ih Proceedings of Design Automation Conference, pages 155-160, 2008.
4. Q. Ma and E.F.Y. Young. Network flow-based power optimization, under timing constraints in MSV-driven floorplanning. In Proceedings of International Conference on Computer-Aided Design, pages 1-8, 2008.
5. Z. Qian and E.F.Y. Young. Mtilti-voltage floorplan design with optimal voltage assignment. In. Proceedings of International Symposium on Physical Design, pages 13-18, 2009.
6. U.Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu. Voltage frequency island partitioning for GALS-based networks-on-chips. In Proceedings of Design Automation Conference, pages 110-115, 2007.
7. W. Jang, D. Ding, and D.Z. Pan. A voltage-frequency island aware energy optimization framework, for Networks-on-Chip. In Proceedings of International Conference on Computer-Aided Design, pages 264-269, 2008.
8. X. Ye, Y. Zhan, and P. Li. Statistical, leakage power minimization, using fast equi-slack shell based optimization. In Pmceedings of the 44th annual Design Automation Conference, pages 853-858, 2007.
9. C. Zhuo, Y-H Chang, D. Sylvester, and D. Blaauw. Design Time Body Bias Selection for Parametric Yield Improvement. In Proceedings of the IEEE/ACM Asia and South Pacific Design Automation Conference, pages 681-688, 2010.
10. T. Sakurai and A.R. Newton. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. In IEEE Journal of Solid-State Circuits, 25 (2), pages 584-594, 1990.
11. J.A. Butts and G.S. Sohi. A static power model for architects. In Proceedings of International Symposium of Microarchitecture, pages 191-201, 2000.
12. J. Cong, C. Liu, and G Reinman. ACES: Application-Specific Cycle Elimination and Splitting for Deadlock-Free Routing on Irregular Network-on-Chip. In Proceedings of Design Automation Conference, pages 443-448, 2010.
13. T. Chelcea and S.M. Nowick. A low latency fifo for mixed-clock system. In Pmceedings of IEEE Computer Society Workshop on VLSI, Page 119, 2000.
14. C. Chen, CCN. Chu, and D.F. Wong. Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian relaxation. In IEEE Transactions on Computer Aided Design, 18(7), page 1014-1025, 1999.
15. G.D. Micheli. Synthesis and Optimization of Digital Circuits. McGrawHill, Inc., 1994.
16. M.S. Bazaraa, H.D. Sherali, and C.M.. Shetty. Nonlinear Programming: Theory and Algorithms. WILEY, Third Edition, 2006.
17. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for Network-on-Chip architectures under real-time constraints. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, page 234-255, 2004.
18. J.A. Hartigan. Clustering Algorithms. WILEY, 1975.
19. M. Cho, Y. Kun, Yongchan Ban, and D.Z Pan. ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction. In Proceedings of Design Automation Conference, pages 504-509, 2008.
20. J. Hiriart-Urruty and C. Lemarecha. Fundamentals of Convex Analysis. Springer, 2001.
21. R. Dick. Embedded system synthesis benchmarks suites(E3S). http://ziyang.eecs.umich.edu/dickrp/e3s/.