POWER7™, a highly parallel, scalable multi-core high end server processor

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 1, 2011, Pages 145-161

  Wendel, Dieter F ^a   Kalla, Ron ^b   Warnock, James ^b   Cargnoni, Robert ^b   Chu, Sam G ^b   Clabes, Joachim G ^b   Dreps, Daniel ^b   Hrusecky, David ^b   Friedrich, Josh ^b   Islam, Saiful ^b   Kahle, Jim ^b   Leenstra, Jens ^a   Mittal, Gaurav ^b   Paredes, Jose ^b   Pille, Juergen ^a   Restle, Phillip J ^c   Sinharoy, Balaram ^b   Smith, George ^b   Starke, William J ^b   Taylor, Scott ^b   Van Norstrand Jr , A James ^b   Weitzel, Stephen ^b   Williams, Phillip G ^b   Zyuban, Victor ^c   more..

^a IBM   (Germany)

^b IBM   (United States)

^c IBM RESEARCH   (United States)

Author keywords

clock grid; Clocked storage element design; CML circuits; debug features; deep trench capacitor; design for reliability; design for test; differential I O; digital PLL; duty cycle correction; eight core processor; embedded DRAM; flip flop design; high speed I O; L3 cache; latch; LBIST; microprocessor; multi core; multiport SRAM; POWER processor; POWER7; pulsed clock latch; quad threaded core; SER; SEU; SMP; SOI; vector register file; vector scalar unit

Indexed keywords

CLOCK GRID; CLOCKED STORAGE ELEMENTS; CML CIRCUITS; CORE PROCESSORS; DEBUG FEATURES; DEEP TRENCH CAPACITORS; DESIGN FOR RELIABILITY; DESIGN FOR TEST; DIFFERENTIAL I/O; DIGITAL PLL; DUTY CYCLE CORRECTION; EMBEDDED DRAM; FLIP-FLOP DESIGNS; HIGH SPEED I/O; L3 CACHE; LATCH; LBIST; MICROPROCESSOR; MULTI CORE; MULTI-PORT; POWER PROCESSORS; POWER7; PULSED-CLOCK LATCH; QUAD-THREADED CORE; SER; SEU; SMP; SOI;

ANALOG CIRCUITS; CAPACITORS; CLOCKS; DIGITAL CIRCUITS; DISTRIBUTED COMPUTER SYSTEMS; DYNAMIC RANDOM ACCESS STORAGE; FLIP FLOP CIRCUITS; MICROPROCESSOR CHIPS; SILICON ON INSULATOR TECHNOLOGY; STATIC RANDOM ACCESS STORAGE; VECTORS;

DESIGN;

EID: 78650855030     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2080611     Document Type: Conference Paper

References (17)

1. R. Kalla and B. Sinharoy, "POWER7: IBM's next generation power microprocessor," in IEEE Symp. High-Performance Chips (Hot Chips 21), 2009.
2. B. Starke, "POWER7™ design," in Hot Chips, 2009.
3. D. Wendel et al., "The implementation of POWER7™, a highly parallel, scalable multi-core high end server processor," in IEEE ISSCC Dig. Tech. Papers, 2010.
4. J. Pille et al., "Implementation of the CELL broadband engine™ in a 65 nm SOI technology featuring dual-supply SRAM arrays supporting 6 GHz at 1.3 V," in IEEE ISSCC Dig. Tech. Papers, 2007.
5. S. Narasimha et al., "High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography," in IEDM, 2006.
6. J. Pille et al., "A 32 kB 2R/1W L1 data cache in 45 nm SOI technology for the POWER7™ processor," in IEEE ISSCC Dig. Tech. Papers, 2010, 19.2.
7. D. Dreps et al., "The 3rd generation of IBM's elastic interface on POWER6™," Hot Chips 19, Aug. 2007.
8. C. Menolfi, T. Toifl, P. Buchmann, M. Kossel, T. Morf, J. Weiss, and M. Schmatz, "A 16 Gb/s source-series terminated transmitter in 65nm CMOS SOI," in IEEE ISSCC 2007 Dig. Tech. Papers, Feb. 11-15, 2007, pp. 446-614, vol., no.,.
9. Clocking in Modern VLSI Systems, T. Xanthopoulos, Ed. New York: Springer, 2009, ch. 3.
10. A. J. KleinOsowski et al., "Circuit design and modeling for soft errors," IBM J. Res. Develop., vol. 52, pp. 255-263, May 2008.
11. J. Cai et al., "SOI series MOSFET for embedded high voltage applications and soft-error immunity," in IEEE Int. SOI Conf. Proc., Oct. 2008, pp. 21-22.
12. J. Warnock et al., "Circuit design techniques for a first-generation cell broadband engine processor," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1692-1706, Aug. 2006.
13. P. J. Restle, "Timing uncertainty measurements on the Power5 microprocessor," in IEEE ISSCC 2004 Dig. Tech. Papers, Feb. 2004, vol. 1, pp. 354-355.
14. G. Wang et al., "Scaling deep trench based eDRAM on SOI to 32 nm and beyond," in IEDM, 2008.
15. A. Rylyakov et al., "A wide range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45 nm SOI," in Proc. CICC, 2008.
16. J. Barth et al., "A 45 nm SOI embedded DRAM macro for the POWER7™ processor 32 MByte on-chip L3 cache," in IEEE ISSCC Dig. Tech. Papers, 2010, paper 19.1.
17. J. Warnock et al., "POWER7™ local clocking and clocked storage elements," in IEEE ISSCC Dig. Tech. Papers, 2010.