An energy model for graphics processing units

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2010, Pages 409-416

  Pool, Jeff ^a   Lastra, Anselmo ^a   Singh, Montek ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE DIFFERENCE; ENERGY MODEL; ENERGY PERFORMANCE; ENERGY USAGE; GRAPHICAL APPLICATIONS; GRAPHICS PIPELINE; GRAPHICS PROCESSING UNIT; MEMORY OPERATIONS;

ENERGY EFFICIENCY; FORECASTING; IMAGE CODING; PROGRAM PROCESSORS;

COMPUTER GRAPHICS EQUIPMENT;

EID: 78650736650     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2010.5647678     Document Type: Conference Paper

References (27)

1. Apple Inc. (2010, April). What's new in iPhone OS 4. [Online]. Available: http://developer.apple.com/technologies/iphone/whatsnew.html.
2. Imagination Technologies Ltd. (2010, May). POWERVR Graphics. [Online]. Available: http://www.imgtec.com/powervr/powervrgraphics.asp.
3. NVIDIA Corporation, "Normalization Heuristic"Technical Brief. February 2004. [Online]. Available: http://developer.nvidia.com/object/ normalization-heuristics.html.
4. NVIDIA Corporation. (2010, April). NVIDIA CUDA Architecture. [Online]. Available: http://developer.download.nvidia.com/compute/cuda/2-0/docs/NVIDIA- CUDA-Programming-Guide-2.0.pdf.
5. Mitchell, J., McTaggart, G., and Green, C. 2006. Shading in valve's source engine. In ACM SIGGRAPH 2006 Courses(Boston, Massachusetts, July 30 - August 03, 2006). ACM, New York, NY, 129-142.
6. Half-Life 2: Lost Coast Software (c) 2005 Valve Software. Available: http://developer.valvesoftware.com/wiki/Half-Life-2:-Lost-Coast.
7. BATMAN: ARKHAM ASYLUM Software (c) 2009 Eidos Interactive Ltd. [Online]. Available: http://www.batmanarkhamasylum.com/.
8. Mass Effect Software (c) 2008 EA International Ltd. [Online]. Available: http://masseffect.bioware.com/me1/.
9. Bittner, J., M. Wimmer, H. Piringer, and W. Purgathofer. 2004. "Coherent Hierarchical Culling: Hardware Occlusion Queries Made Useful." Proceedings of Eurographics 2004, 23(3), pp. 615-624.
10. http://store.steampowered.com/hwsurvey/.
11. Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: a framework for architectural-level power analysis and optimizations. SIGARCH Comput. Archit. News 28, 2 (May. 2000), 83-94.
12. Chen, R. Y., Irwin, M. J., and Bajwa, R. S. 2001. Architecture-level power estimation and design experiments. ACM Trans. Des. Autom. Electron. Syst. 6, 1 (Jan. 2001), 50-66.
13. Varma, A., Debes, E., Kozintsev, I., Klein, P., and Jacob, B. 2008. Accurate and fast system-level power modeling: An XScale-based case study. ACM Trans. Embed. Comput. Syst. 7, 3 (Apr. 2008), 1-20.
14. Eisley, N., Soteriou, V., and Peh, L. "High-Level Power Analysis for Multi-Core Chips, "In Proceedings of ICCASES, October 2006.
15. Eisley, N., and Peh, L. "High-Level Power Analysis for on-Chip Networks, " In Proceedings of ICCASES, September 2004.
16. Ge, R., Feng, X., Song, S., Chang, H., Li, D., and Cameron, K. "PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications, "IEEE TPDS, 21(5), May 2010.
17. Rofouei, M., Stathopoulos, T., Ryffel, S., Kaiser, W., and Sarrafzadeh, M., "Energy-Aware High Performance Computing with Graphic Processing Units, "Workshop on Power Aware Computing and Systems, December 2008.
18. Huang, S., Xiao, S., and Feng, W. 2009. "On the energy efficiency of graphics processing units for scientific computing. "IPDPS2009 (May 23 - 29, 2009). IEEE Computer Society, Washington, DC, 1-8.
19. Ramani, K., Ibrahim, A., and D. Shimizu, "PowerRed: A Flexible Power Modeling Framework for Power Efficiency Exploration in GPUs. "In Workshop on GPGPU, 2007.
20. Sheaffer, J. W., Luebke, D., and Skadron, K. 2004. A flexible simulation framework for graphics architectures. Graphics Hardware, 85-94.
21. Hong, S. and H. Kim (2010). An integrated GPU power and performance model. Proceedings of the 37th annual international symposium on Computer architecture. Saint-Malo, France, ACM: 280-289.
22. Tiwari, V.; Malik, S.; Wolfe, A.; Lee, M.T.-C.;, "Instruction level power analysis and optimization of software, " VLSI Design, 1996. Ninth International Conference on, pp.326-328, 3-6 Jan 1996.
23. Adex Electronics, Inc. PEX16LX: PCI EXPRESS X16 Bus Tall extender. Available: http://www.adexelec.com/pciexp.htm#PEX16LX.
24. Williams, L. Pyramidal parametrics. In Computer Graphics (SIGGRAPH '83 Proceedings) (July 1983). pp 1-11.
25. Al Maashri, A.; Guangyu Sun; Xiangyu Dong; Narayanan, V.; Yuan Xie;, "3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis, " Computer Design, 2009. ICCD 2009.
26. Molnar, S., M. Cox, D. Ellsworth, H. Fuchs. A Sorting Classification of Parallel Rendering. IEEE CGApplications, 14(4), July 1994, 23-32.
27. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "Nvidia tesla: A unified graphics and computing architecture, " IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008.