메뉴 건너뛰기




Volumn , Issue , 2010, Pages 493-500

System level synthesis for ultra low-power wireless sensor nodes

Author keywords

Execution model; Hardware specialization; Low power micro architecture; WSN

Indexed keywords

ALTERNATIVE APPROACH; COMPLETE SYSTEM; EXECUTION MODEL; HARDWARE PLATFORM; LOW POWER; MICROTASKS; NEW APPLICATIONS; ORDER OF MAGNITUDE; POWER GATINGS; POWER SAVINGS; SYSTEM LEVEL SYNTHESIS; WIRELESS SENSOR NODE; WSN;

EID: 78649880901     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2010.88     Document Type: Conference Paper
Times cited : (7)

References (20)
  • 3
    • 78649807388 scopus 로고    scopus 로고
    • Crossbow Technology. Mica2 motes
    • Crossbow Technology. Mica2 motes, http://www.xbow.com/.
  • 8
    • 24944499033 scopus 로고    scopus 로고
    • Generating efficient custom FPGA soft-cores for control-dominated applications
    • Washington, DC, USA
    • L.L'Hours. Generating Efficient Custom FPGA Soft-Cores for Control-Dominated Applications. In Proceedings of ASAP '05, Washington, DC, USA, 2005.
    • (2005) Proceedings of ASAP '05
    • L'Hours, L.1
  • 9
    • 47649096627 scopus 로고    scopus 로고
    • Exploring the processor and ISA design for wireless sensor network applications
    • Jan.
    • S. Mysore, B. Agrawal, F.T. Chong, and T. Sherwood. Exploring the Processor and ISA Design for Wireless Sensor Network Applications. In Proceedings of VLSI'08, Jan. 2008.
    • (2008) Proceedings of VLSI'08
    • Mysore, S.1    Agrawal, B.2    Chong, F.T.3    Sherwood, T.4
  • 10
    • 33749061304 scopus 로고    scopus 로고
    • SenseBench: Toward an accurate evaluation of sensor network processors
    • Oct.
    • L. Nazhandali, M. Minuth, and T. Austin. SenseBench: Toward an Accurate Evaluation of Sensor Network Processors. In Proceedings of IISWC'05, Oct. 2005.
    • (2005) Proceedings of IISWC'05
    • Nazhandali, L.1    Minuth, M.2    Austin, T.3
  • 13
    • 77956199726 scopus 로고    scopus 로고
    • A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking
    • Anaheim, CA, USA
    • M. A. Pasha, S. Derrien, and O. Sentieys. A Complete Design-Flow for the Generation of Ultra Low-Power WSN Node Architectures Based on Micro-Tasking. In DAC'10: Proceedings of Design Automation Conference, Anaheim, CA, USA, 2010.
    • (2010) DAC'10: Proceedings of Design Automation Conference
    • Pasha, M.A.1    Derrien, S.2    Sentieys, O.3
  • 17
    • 77956200473 scopus 로고    scopus 로고
    • Texas Instruments Tech. Report
    • Texas Instruments. MSP430 User Guide. Tech. Report, 2009.
    • (2009) MSP430 User Guide
  • 19
    • 19744372887 scopus 로고    scopus 로고
    • A configurable system-on-chip architecture for embedded and real-time applications: Concepts, design and realization
    • Reconfigurable embedded systems: Synthesis, design and application
    • Sebastian Wallner. A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization. Journal of Systems Architecture, 51(6-7):350 - 367, 2005. Reconfigurable embedded systems: Synthesis, design and application.
    • (2005) Journal of Systems Architecture , vol.51 , Issue.6-7 , pp. 350-367
    • Wallner, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.