The Accelerator store framework for high-performance, low-power accelerator-based systems

IEEE Computer Architecture Letters

Volumn 9, Issue 2, 2010, Pages 53-56

  Lyons, Michael ^a   Hempstead, Mark ^b   Wei, Gu Yeon ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

^b DREXEL UNIVERSITY   (United States)

Author keywords

General; Heterogeneous (hybrid) systems; Real time and embedded systems

Indexed keywords

ACCELERATOR-BASED SYSTEMS; AREA REDUCTION; ENERGY CONSUMPTION; GENERAL; GENERAL PURPOSE; HARDWARE ACCELERATION; HETEROGENEOUS (HYBRID) SYSTEMS; LOW POWER; REAL-TIME AND EMBEDDED SYSTEMS; RUNTIMES; SHARING MEMORIES;

EMBEDDED SYSTEMS; ENERGY UTILIZATION; REAL TIME SYSTEMS;

ACCELERATION;

EID: 78649724595     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2010.16     Document Type: Article

References (12)

1. "Opencores," http://www.opencores.org.
2. Arvind et al., "High-level synthesis: An essential ingredient for designing complex ASICs," in ICCAD 2004.
3. R. Hameed et al., "Understanding sources of inefficiency in general-purpose chips," in ISCA 2010.
4. R. Ho et al., "High speed and low energy capacitively driven on-chip wires," JSSC, vol. 43, no. 1, pp. 52-60, Jan. 2008.
5. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in FPGA 2006.
6. A. lai Shimpi, "The iPhone 3GS hardware exposed and analyzed," http://www.anandtech.com/show/2782.
7. K. Lim et al., "Disaggregated memory for expansion and sharing in blade servers," in ISCA 2009.
8. K. Mai et al., "Smart memories: A modular reconfigurable architecture," in ISCA, May 2000.
9. A. Meixner and D. J. Sorin, "Unified microprocessor core storage," in CF 2007.
10. R. Merritt, "ARM CTO: power surge could create 'dark silicon'," EE Times, 2009.
11. M. Shalan and V. J. Mooney, "A dynamic memory management unit for embedded real-time system-on-a-chip," in CASES 2000.
12. Xilinx, "Xilinx IP center," http://www.xilinx.com/ipcenter.