Rearchitecting MapReduce for heterogeneous multicore processors with explicitly managed memories

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2010, Pages 121-130

  Papagiannis, Anastasios ^a,b   Nikolopoulos, Dimitrios S ^a,b  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

^b UNIVERSITY OF CRETE   (Greece)

Author keywords

Heterogeneous multicore processors; MapReduce; Operating systems; Parallel programming models; Resource management; Runtime systems

Indexed keywords

HETEROGENEOUS MULTICORE; MAP-REDUCE; OPERATING SYSTEMS; PARALLEL PROGRAMMING MODELS; RESOURCE MANAGEMENT; RUNTIME SYSTEMS;

COMPUTER OPERATING SYSTEMS; DATA TRANSFER; MULTITASKING; NATURAL RESOURCES MANAGEMENT; OPTIMIZATION; RESOURCE ALLOCATION; SCHEDULING; SCHEDULING ALGORITHMS;

PARALLEL PROGRAMMING;

EID: 78649531332     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2010.21     Document Type: Conference Paper

References (25)

1. J. Dean and S. Ghemawat, "Mapreduce: Simplified Data Processing on Large Clusters," Commun. ACM, vol. 51, no. 1, pp. 107-113, Jan. 2008.
2. D. Robinson, Amazon Web Services Made Simple: Learn how Amazon EC2, S3, SimpleDB and SQS Web Services enables you to reach business goals faster. London, UK, UK: Emereo Pty Ltd, 2008.
3. C.-T. Chu, S. K. Kim, Y.-A. Lin, Y. Y. Yu, G. Bradski, A. Y. Ng, and K. Olukotun, "Map-Reduce for Machine Learning on Multicore," in NIPS'06: Proc. of the 20th International Conference on Neural Information Processing Systems, Vancouver, Canada, Dec. 2006, pp. 281-288.
4. Adam Pisoni, "Skynet," Apr. 2008, http://skynet.rubyforge.org.
5. B. Catanzaro, N. Sundaram, and K. Keutzer, "A Map Reduce Framework for Programming Graphics Processors," in STMCS'08: Proceedings of the Third Workshop on Software and Tools for Multicore Systems, Boston, MA, USA, Apr. 2008.
6. B. He, W. Fang, Q. Luo, N. K. Govindaraju, and T. Wang, "Mars: a MapReduce Framework on Graphics Processors," in PACT'08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, Toronto, Ontario, Canada, Oct. 2008, pp. 260-269.
7. M. de Krujif and K. Sankaralingam, "Mapreduce for the Cell B.E. Architecture," IBM Journal of Research and Development, vol. 53, no. 5, pp. 10:1-10:12, Sep. 2009.
8. M. D. Linderman, J. D. Collins, H. Wang, and T. H. Meng, "Merge: a Programming Model for Heterogeneous Multi-core Systems," in ASPLOS XIII: Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, Seattle, WA, USA, Mar. 2008, pp. 287-296.
9. M. M. Rafique, B. Rose, A. R. Butt, and D. S. Nikolopoulos, "Supporting mapreduce on large-scale asymmetric multi-core clusters," ACM SIGOPS Operating Systems Review, vol. 43, no. 2, pp. 25-34, Apr. 2009.
10. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis, "Evaluating MapReduce for Multi-core and Multiprocessor Systems," in HPCA'07: Proceedings of the 13th IEEE International Symposium on High Performance Computer Architecture, Phoenix, AZ, USA, Feb. 2007, pp. 13-24. ]
11. R. M. Yoo, A. Romano, and C. Kozyrakis, "Phoenix Rebirth: Scalable MapReduce on a Large-Scale Shared-Memory System," in Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), Austin, TX, USA, Oct. 2009, pp. 198-207.
12. P. Hofstee and M. Day, "Hardware and Software Architectures for the CELL Processor," in CODES+ISSS'05: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, NJ, USA, Sep. 2005, pp. 1-1.
13. M. Harris, "Many-core GPU Computing with NVIDIA CUDA," in ICS'08: Proceedings of the 22nd ACM International Conference on Supercomputing, Island of Kos, Greece, Jun. 2008, pp. 1-1.
14. L. Seiler et al., "Larrabee: a Many-core x86 Architecture for Visual Computing," in SIGGRAPH'08: Proceedings of the 35th ACM International Conference and Exhibition on Computer Graphics and Interactive Techniques, Los Angeles, CA, USA, Aug. 2008, pp. 1-15.
15. M. D. Hill and M. R. Marty, "Amdahl's Law in the Multicore Era," IEEE Computer, vol. 41, no. 7, pp. 33-38, Jul. 2008.
16. T. Chen, R. Raghavan, J. N. Dale, and E. Iwata, "Cell Broadband Engine Architecture and its First Implementation - A Performance View," IBM Journal of Research and Development, vol. 51, no. 5, pp. 559-572, Sep. 2007.
17. F. Blagojevic, C. Iancu, K. Yelick, M. Curtis-Maury, D. S. Nikolopoulos, and B. Rose, "Scheduling Dynamic Parallelism on Accelerators," in CF'09: Proceedings of the 6th ACM Conference on Computing Frontiers, Ischia, Italy, May 2009, pp. 161-170.
18. IBM Corp., "Cell Broadband Engine Software Development Kit 2.1 Programmer's Guide (Version 2.1)," 2006.
19. W. Ma and G. Agrawal, "A Translation System for Enabling Data Mining Applications on GPUs," in ICS'09: Proceedings of the 23rd ACM International Conference on Supercomputing, Yorktown Heights, NY, USA, Jun. 2009, pp. 400-409.
20. J. H. Yeung et al., "Map-Reduce as a Programming Model for Custom Computing Machines," in FCCM'08: Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, Palo Alto, CA, Apr. 2008, pp. 149- 159.
21. P. H. Wang et al., "EXOCHI: Architecture and Programming Environment for a Heterogeneous Multi-Core Multithreaded System," in PLDI'07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, San Diego, CA, USA, Jun. 2007, pp. 156- 166.
22. P. Bellens, J. M. Perez, R. M. Badia, and J. Labarta, "CellSs: a Programming Model for the Cell BE Architecture," in SC'06: Proceedings of the ACM/IEEE Supercomputing'2006: Conference on High Performance Computing, Networking, Storage and Analysis, Tampa, FL, USA, Nov 2006, p. 86.
23. S. Schneider, J. Yeom, B. Rose, J. C. Linford, A. Sandu, and D. S. Nikolopoulos, "A Comparison of Programming Models for Multiprocessors with Explicitly Managed Memory Hierarchies," in PPoPP'09: Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Raleigh, NC, USA, Feb. 2009, pp. 131-140.
24. K. Fatahalian et al., "Sequoia: Programming the Memory Hierarchy," in SC'06: Proceedings of the ACM/IEEE Supercomputing' 2006: Conference on High Performance Computing, Networking, Storage and Analysis, Tampa, FL, USA, Nov. 2006, p. 83.
25. B. Gedik, R. R. Bordawekar, and P. S. Yu, "Cellsort: High Performance Sorting on the Cell Processor," in VLDB'07: Proceedings of the 33rd International Conference on Very Large Data Bases, Vienna, Austria, Sep. 2007, pp. 1286- 1297.