Enabling GPU and many-core systems in heterogeneous HPC environments using memory considerations

Proceedings - 2010 12th IEEE International Conference on High Performance Computing and Communications, HPCC 2010

Volumn , Issue , 2010, Pages 146-155

  Guim, Francesc ^a   Rodero, Ivan ^b   Corbalan, Julita ^a   Parashar, Manish ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b RUTGERS UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78149331010     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2010.29     Document Type: Conference Paper

References (25)

1. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: a many-core x86 architecture for visual computing," ACM Trans. Graph., vol. 27, no. 3, pp. 1-15, 2008.
2. "Nvidia's next generation cuda compute architecture: Fermi," 2009, NVIDIA Corporation.
3. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "Nvidia tesla: A unified graphics and computing architecture," IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008.
4. T. Hamano, T. Endo, and S. Matsuoka, "Power-aware dynamic task scheduling for heterogeneous accelerated clusters," IEEE International Symposium on Parallel and Distributed Processing, pp. 1-9, 2009.
5. F. Guim, J. Corbalan, and J. Labarta, "Modeling the impact of resource sharing in backfilling policies using the alvio simulator," IEEE/ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 145-150, 2007.
6. Z. Fan, F. Qiu, A. Kaufman, and S. Yoakum-Stover, "Gpu cluster for high performance computing," ACM/IEEE Conference on Supercomputing, p. 47, 2004.
7. Z. Fan, F. Qiu, and A. Kaufman, "Zippy: A framework for computation and visualization on a gpu cluster," Computer Graphics Forum, vol. 27, no. 2, pp. 341-350, 2008.
8. M. Showerman, J. Enos, A. Pant, and V. Kindratenko, "Qp: A heterogeneous multi-accelerator cluster," International Conference on High-performance Clustered Computing, 2009.
9. V. Kindratenko, J. Enos, G. Shi, M. Showerman, G. Arnold, J. Stone, J. Phillips, and W. Hwu, "Gpu clusters for high-performance computing," Workshop on Parallel Programming on Accelerator Clusters, pp. 1-8, 2009.
10. J. Skovira, W. Chan, H. Zhou, and D. A. Lifka, "The easy - loadleveler api project," Job Scheduling Strategies for Parallel Processing, Lect. Notes Comput. Sci., vol. 1162, pp. 41-47, 1996.
11. D. Tsafrir, Y. Etsion, and D. G. Feitelson, "Backfilling using system-generated predictions rather than user runtime estimates," IEEE Trans. Parallel Distrib. Syst., vol. 18, no. 6, pp. 789-803, 2007.
12. S. H. Chiang, A. C. Arpaci-Dusseau, and M. K. Vernon, "The impact of more accurate requested runtimes on production job scheduling performance," Workshop on Job Scheduling Strategies for Parallel Processing, Lect. Notes Comput. Sci., vol. 2537, pp. 103-127, 2002.
13. G. Dhiman, K. K. Pusukuri, and T. Rosing, "Analysis of dynamic voltagescaling for system level energy management," USENIX HotPower'08, 2008.
14. Q. Cai, J. Gonzlez, R. Rakvic, and G. Magklis, "Meeting points: using thread criticality to adapt multicore hardware to parallel regions," International Conference on Parallel Architectures and Compilation Techniques, pp. 240-249, 2008.
15. A. Merkel and F. Bellosa, "Memory-aware scheduling for energy efficiencyon multicore processors," USENIX HotPower'08, 2008.
16. B. Lawson and E. Smirni, "Power-aware resource allocation in high-end systems via online simulation," International Conference on Supercomputing, pp. 229-238, 2005.
17. K. H. Kim, R. Buyya, and J. Kim, "Power aware scheduling of bag-of-tasks applications with deadline constraints on dvs-enabled clusters," IEEE International Symposium on Cluster Computing and the Grid, pp. 541-548, 2007.
18. M. Rofouei, T. Stathopoulos, S. Ryffel, W. Kaiser, and M. Sarrafzadeh, "Energy-aware high performance computing with graphic processing units," Workshop on Power Aware Computing and Systems, 2008.
19. A. Varma, E. Debes, I. Kozintsev, and B. Jacob, "Instruction-level power dissipation in the intel xscale embedded microprocessor," Annual Symposium on Electronic Imaging Science and Technology, 2005.
20. F. Guim, J. Corbalan, and J. Labarta, "Resource sharing usage aware resource selection policies for backfilling strategies," High Performance Computing & Simulation Conference, 2008.
21. K. Windisch, V. Lo, D. Feitelson, R. Moore, and B. Nitzberg, "A comparison of workload traces from two production parallel machines," Symposium on the Frontiers of Massively Parallel Computation, p. 319, 1996.
22. D. G. Feitelson and L. Rudolph, "Workload evolution on the cornell theory center ibm sp2," Job Scheduling Strategies for Parallel Processing, Lect. Notes Conput. Sci., vol. 1162, pp. 27-40, 1996.
23. E. Ipek, B. D. Supinski, M. Schulz, and S. McKee, "An approach to performance prediction for parallel applications," Euro-Par, pp. 196-205, 2005.
24. B. C. Lee, D. M. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee, "Methods of inference and learning for performance modeling of parallel applications," ACM SIGPLAN symposium on Principles and practice of parallel programming, pp. 249-258, 2007.
25. Z. Wang and M. F. O'Boyle, "Mapping parallelism to multicores: a machine learning based approach," SIGPLAN Not., vol. 44, no. 4, pp. 75-84, 2009.