Power aware scheduling of bag-of-tasks applications with deadline constraints on DVS-enabled clusters

Proceedings - Seventh IEEE International Symposium on Cluster Computing and the Grid, CCGrid 2007

Volumn , Issue , 2007, Pages 541-548

  Kim, Kyong Hoon ^a   Buyya, Rajkumar ^a   Kim, Jong ^b  

^a UNIVERSITY OF MELBOURNE   (Australia)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CLUSTER ANALYSIS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; ELECTRICITY; OPERATING COSTS; RELIABILITY THEORY; SCHEDULING ALGORITHMS;

CLUSTER SYSTEMS; POWER-AWARE SCHEDULING; RESOURCE SHARING;

ELECTRIC POWER SYSTEMS;

EID: 34548305045     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCGRID.2007.85     Document Type: Conference Paper

References (27)

1. R. Bianchini and R. Rajamony, "Power and Energy Management for Server Systems," Computer, vol. 37, no. 11, pp. 68-74, 2004.
2. N. Kappiah, V. W. Freeh, and D. K. Lowenthal, "Just In Time Dynamic Voltage Scaling: Exploiting Inter-Node Slack to Save Energy in MPI Programs," Proceedings of the ACM/IEEE SC 2005, Seattle, USA, November 2005.
3. J. Markoff and S. Lohr, Intel's huge bet turns iffy. New York Times Technology Section, September 29, 2002. Section 3, Page 1, Column 2.
4. W. Feng, "Making a Case for Efficient Supercomputing," ACM Queue, vol. 1, no. 7, pp. 54-64, 2003.
5. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. Srivastava, "Power Optimization of Variable-Voltage Corebased Systems," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 12, pp. 1702-1714, 1999.
6. T. D. Burd and R. W. Brodersen, "Energy Efficient CMOS Microprocessor Design," Proceedings of the 28th Annual Hawaii International Conference on System Sciences, pp. 288-297, January 1995.
7. R. Ge, X. Feng, and K. W. Cameron, "Performance-constrained Distributed DVS Scheduling for Scientific Applications on Power-aware Clusters," Proceedings of the ACM/IEEE SC 2005, Seattle, USA, November 2005.
8. C. Hsu and W. Feng, "A Power-Aware Run-Time System for High-Performance Computing," Proceedings of the ACM/IEEE SC 2005, Seattle, USA, November 2005.
9. Y. Hotta, M. Sato, H. Kimura, S. Matsuoka, T. Boku, and D. Takahashi, "Profile-based Optimization of Power Performance by using Dynamic Voltage Scaling on a PC cluster," Proceedings of 20th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Rhodes Island, Greece, April 2006.
10. IBM Research Blue Gene Project. http://www.research.ibm.com/bluegene.
11. N. D. Adiga, et al., "An Overview of the BlueGene/L Super-computer," Proceedings of the 2002 ACM/IEEE Conference on Supercomputing, Baltimore, USA, November 2002.
12. W. Warren, E. Weigle, and W. Feng, "High-density Computing: A 240-node Beowulf in one cubic meter," Proceedings of the 2002 ACM/IEEE Conference on Supercomputing, Baltimore, USA, November 2002.
13. Orion Multisystems. http://www.orionmult.com/.
14. M. Y. Lim, V. W. Freeh, and D. K. Lowenthal, "Adaptive, Transparent Frequency and Voltage Scaling of Communication Phases in MPI Programs," SC'06, November 2006.
15. S. W. Son, K. Malkowski, G. Chen, M. Kandemir, and P. Raghavan, "Integrated Link/CPU Voltage Scaling for Reducing Energy Consumption of Parallel Sparse Matrix Applications," Proceedings of 20th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Rhodes Island, Greece, April 2006.
16. W. Cime, F. Brasileiro, J. Sauve, N. Andrade, D. Paranhos, E. Santos-Neto, and R. Medeiros, "Grid Computing for Bag of Tasks Applications," Proceedings of the 3rd IFIP Conference on E-Commerce, E-Business and E-Government, September 2003.
17. C. Hsu and W. Feng, "A Feasibility Analysis of Power Awareness in Commodity-Based High-Performance Clusters," Cluster 2005, Boston, USA, September 2005.
18. T. Pering and R. Brodersen, "Energy Efficient Voltage Scheduling for Real-Time Operating Systems," Proceedings of 4th IEEE Real-Time Technology and Application Symposium, Denver, USA, June 1998.
19. C.M. Krishna and Y. H. Lee, "Voltage-Clock-Scaling Techniques for Low Power in Hard Real-time Systems," Proceedings of IEEE Real-Time Technology and Applications Symposium, pp. 156-165, Washington, DC, USA, May 2000.
20. P. Pillai and K. Shin, "Real-time Dynamic Voltage Scaling for Low-power Embedded Operating Systems," Proceedings of 18th ACM Symposium on Operating System Principles, pp. 89-102, Banf, Canada, October 2001.
21. J. Li and J. F. Martínez, "Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors," Proceedings of 12th International Symposium on High-Performance Computer Architecture, Austin, USA, February 2006.
22. C. Piguet, C. Schuster, and J.-L. Nagel, "Optimizing Architecture Activity and Logic Depth for Static and Dynamic Power Reduction," Proceedings of the 2nd Annual IEEE Northeast Workshop on Circuits and Systems, pp. 41-44, Montreal, Canada, June 2004.
23. N. K. Jha, "Low-Power System Scheduling, Synthesis and Displays," IEE Proceedings on Computers and Digital Techniques, vol. 152, no. 3, pp. 344-352, 2005.
24. F. Worm, P. Ienne, P. Thiran, and G. D. Micheli, "An Adaptive Low-Power Transmission Scheme for On-chip Networks," Proceedings of the 15th International Symposium on System Synthesis, pp. 92-100, 2002.
25. L. Shang, L. S. Peh, and N. K. Jha, "Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks," Proceedings of the 9th International Symposium on High-Performance Computer Architecture, pp. 91-102, 2003.
26. R. Buyya and M. Murshed, "GridSim: A Toolkit for the Modeling and Simulation of Distributed Management and Scheduling for Grid Computing," Concurrency and Computation: Practice and Experience, vol. 14, no. 13-15, pp. 1175-1220, 2002.
27. A. Sulistio, G. Poduvaly, R. Buyya, and C. K. Tham, "Constructing a Grid Simulation with Differentiated Network Service using GridSim," Proceedings of the 16th International Conference on Internet Computing (ICOMP '05), Las Vegas, USA, June 2005.