Instruction-level power dissipation in the Intel XScale embedded microprocessor

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5683, Issue , 2005, Pages 1-8

  Varma, Ankush ^a,b   Debes, Eric ^b   Kozintsev, Igor ^b   Jacob, Bruce ^a  

^a UNIVERSITY OF MARYLAND   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Instruction Level; Power; SystemC; XScale

Indexed keywords

INSTRUCTION-LEVEL; MICROARCHITECTURE; SYSTEMC; XSCALE;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ENERGY DISSIPATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; WIRELESS TELECOMMUNICATION SYSTEMS;

EMBEDDED SYSTEMS;

EID: 21844448653     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.585564     Document Type: Conference Paper

References (16)

1. Intel, Intel PXA27x Processor Family Developers Manual, 2004.
2. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architecture-level power analysis and optimization," in Intl. Symp. on Computer Architecture, 2000.
3. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An infrastructure for computer system modeling," IEEE Computer 35, pp. 59-67, Feb. 2002.
4. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of SimplePower: A cycle-accurate energy estimation tool," in Design Automation Conference, 2000.
5. R. Y. Chen, M. J. Irwin, and R. S. Bajwa, "Architecture-level power estimation and design experiments," ACM Transactions on Design Automation of Embedded Systems, 2001.
6. G. Contreras, M. Martonosi, J. Peng, R. Ju, and G.-Y. Lueh, "XTREM: A power simulator for the Intel XScale," in Languages, Compilers, and Tools for Embedded Systems, 2004.
7. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," IEEE Transactions on VLSI Systems, 1994.
8. V. Tiwari, S. Malik, A. Wolfe, and M. T.-C. Lee, "Instruction-level power analysis and optimization of software," in IEEE International Conference on VLSI Design, 1996.
9. A. Sinha and A. P. Chandrakasan, "JouleTrack - a web based tool for software energy profiling," in Design Automation Conference, 2001.
10. N. Chang, K. Kim, and H. G. Lee, "Cycle-accurate energy consumption measurement and analysis: Case study of arm7tdmi," in Intl. Symp. on Low-Power Electronics and Design, 2000.
11. S. Lee, A. Ermedahl, and S. L. Min, "An accurate instruction-level energy consumption model for embedded rise processors," in ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, 2001.
12. S. Nikolaidis, N. Kawadias, T. Laoppoulos, L. Bisdounis, and S. Blionas, "Instruction level energy modeling for pipelined processors," in International Workshop on Power And Timing Modeling, Optimization and Simulation, 2003.
13. G. Sinevriotis, A. Leventis, D. Anastasiadou, C. Stavroulopoulos, T. Papadopoulos, T. Antonakopoulos, and T. Stouraitis, "SOFLOPO: Towards systematic software exploitation for low-power designs," in Intl. Symp. on Low-Power Electronics and Design, 2000.
14. S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel, "An accurate and fine grain instruction-level energy model supporting software optimizations," in International Workshop on Power And Timing Modeling, Optimization and Simulation, 2001.
15. ARM, ARM Instruction Set Quick Reference Card v2.1, 2003.
16. N. Paver, B. Aldrich, and M. Khan, Programming with Intel Wireless MMX Technology: A Developer's Guide to Mobile Multimedia Applications, Intel Press, 2004.