SWEL: Hardware cache coherence protocols to map shared data onto shared caches

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2010, Pages 465-475

  Pugsley, Seth H ^a   Spjut, Josef B ^a   Nellans, David W ^a   Balasubramonian, Rajeev ^a  

^a University of Utah   (United States)

Author keywords

cache coherence; shared memory

Indexed keywords

CACHE MEMORY; MEMORY ARCHITECTURE; MESSAGE PASSING; PARALLEL ARCHITECTURES;

CACHE COHERENCE; CACHE COHERENCE PROTOCOLS; COHERENCE PROTOCOL; DE FACTO STANDARD; DIRECTORY PROTOCOL; MULTI-CORE MACHINES; PROTOCOL COMPLEXITY; SHARED MEMORY;

DATA SHARING;

EID: 78149276281     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854273.1854331     Document Type: Conference Paper

References (24)

1. M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato. Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a CC-NUMA Architecture. In Proceedings of the 2002 ACM/IEEE conference on Supercomputing, 2002.
2. M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato. The Use of Prediction for Accelerating Upgrade Misses in CC-NUMA Multiprocessors. In Proceedings of PACT-11, 2002.
3. A. Alameldeen and D. Wood. Variability in Architectural Simulations of Multi-Threaded Workloads. In Proceedings of HPCA-9, March 2003.
4. D. Bailey et al. The NAS Parallel Benchmarks. International Journal of Supercomputer Applications, 5(3):63-73, Fall 1991.
5. C. Benia et al. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, Department of Computer Science, Princeton University, 2008.
6. J. Brown, R. Kumar, and D. Tullsen. Proximity-Aware Directory-based Coherence for Multi-core Processor Architectures. In Proceedings of SPAA, 2007.
7. J. A. Brown and D. M. Tullsen. The Shared-Thread Multiprocessor. In Proceedings of ICS, 2008.
8. E. Bugnion, J. Anderson, T. Mowry, M. Rosenblum, and M. Lam. Compiler-Directed Page Coloring for Multiprocessors. SIGPLAN Not., 31(9), 1996.
9. D. E. Culler and J. P. Singh. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers, 1999.
10. N. Eisley, L.-S. Peh, and L. Shang. In-Network Cache Coherence. In Proceedings of MICRO, 2006.
11. C. Fensch and M. Cintra. An OS-based alternative to full hardware coherence on tiled CMPs. In Proceedings of HPCA, 2008.
12. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki. Reactive NUCA: Near-Optimal Block Placement And Replication In Distributed Caches. In Proceedings of ISCA, 2009.
13. J. Huh, D. Burger, J. Chang, and G. S. Sohi. Speculative Incoherent Cache Protocols. IEEE Micro, 24(6):104-109, 2004.
14. J. Huh, J. Chang, D. Burger, and G. S. Sohi. Coherence Decoupling: Making Use of Incoherence. In Proceedings of ASPLOS, October 2004.
15. L. Jin and S. Cho. Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring. In Proceedings of CMP-MSI Workshop, 2007.
16. C. Kim, D. Burger, and S. Keckler. An Adaptive, Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches. In Proceedings of ASPLOS, 2002.
17. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of ISCA-24, pages 241-251, June 1997.
18. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50.58, February 2002.
19. M. Martin, M. Hill, and D. Wood. Token Coherence: Decoupling Performance and Correctness. In Proceedings of ISCA, pages 182-193, June 2003.
20. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In Proceedings of MICRO, 2007.
21. P. Stenström. A cache consistency protocol for multiprocessors with multistage networks. In Proceedings of ISCA, May 1989.
22. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of ISCA, 1995.
23. S. Yan, X. Zhou, Y. Gao, H. Chen, S. Luo, P. Zhang, N. Cherukuri, R. Ronen, and B. Saha. Terascale Chip Multiprocessor Memory Hierarchy and Programming Model. In Proceedings of HiPC, December 2009.
24. J. Zebchuk, V. Srinivasan, M. K. Qureshi, and A. Moshovos. A Tagless Coherence Directory. In Proceedings of MICRO, 2009.