-
2
-
-
29144456000
-
A post compiler approach to scratchpad mapping of code
-
Washington, USA, September
-
F. Angiolin, F. Menichelli, A. Ferrero, L. Benini, and M. Olivier. "A post compiler approach to scratchpad mapping of code, " In Proceedings of the ACM International Conference on Compiler, Architecture, and Synthesis for Embedded System (CASES), Washington, USA, September 2004.
-
(2004)
Proceedings of the ACM International Conference on Compiler, Architecture, and Synthesis for Embedded System (CASES)
-
-
Angiolin, F.1
Menichelli, F.2
Ferrero, A.3
Benini, L.4
Olivier, M.5
-
4
-
-
84962779213
-
Mibench: A free, commercially representative embedded benchmark suite
-
M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. "Mibench: A free, commercially representative embedded benchmark suite, " In IEEE 4th Annual Workshop on Workload Characterization, pp.1-12.
-
IEEE 4th Annual Workshop on Workload Characterization
, pp. 1-12
-
-
Guthaus, M.1
Ringenberg, J.2
Ernst, D.3
Austin, T.4
Mudge, T.5
Brown, R.6
-
6
-
-
0002946814
-
Data and memory optimizations for embedded systems
-
April
-
P. Panda, F. Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, and C. et al. "Data and memory optimizations for embedded systems, " In ACM (TODAES), Vol. 6., pp.142-206, April.
-
ACM (TODAES)
, vol.6
, pp. 142-206
-
-
Panda, P.1
Catthoor, F.2
Dutt, N.D.3
Danckaert, K.4
Brockmeyer, E.5
-
7
-
-
23044524059
-
On-chip vs. of-chip memory: The data partitioning problem in embedded processor-based systems
-
July
-
P. Panda, N.D. Dutt, and A. Nicou. "on-chip vs. of -chip memory: The data partitioning problem in embedded processor-based systems, " In ACM Transactions on Design Automation of Electronic Systems, Vol.5., pp.682-704, July.
-
ACM Transactions on Design Automation of Electronic Systems
, vol.5
, pp. 682-704
-
-
Panda, P.1
Dutt, N.D.2
Nicou, A.3
-
8
-
-
4444268492
-
Efficient utilization of scratch-pad memory in embedded processor applications
-
P. Panda, N. Dutt, and A. Nicolau. "Efficient utilization of scratch-pad memory in embedded processor applications, " In Proc. DATE, 1997.
-
(1997)
Proc. DATE
-
-
Panda, P.1
Dutt, N.2
Nicolau, A.3
-
9
-
-
0036045884
-
Scratchpad memory: A design alternative for cache on-chip memory in embedded systems
-
Estes Park, CO, May
-
R. Banaker, S. Steike, B.-S. Lee, M. Balakrishnan, and P. Marvedel. "Scratchpad memory: A design alternative for cache on-chip memory in embedded systems, " In Proc of the 10th International Symposium on Hardware/Software Codesign, Estes Park, CO, May 2002.
-
(2002)
Proc of the 10th International Symposium on Hardware/Software Codesign
-
-
Banaker, R.1
Steike, S.2
Lee, B.-S.3
Balakrishnan, M.4
Marvedel, P.5
-
10
-
-
0036953785
-
Reducing energy consumption by dynamic copying of instructions onto on chip memory
-
Tokyo, Japan, October
-
S. Steinke, N. Grunwald, L. Wehmeyer, R. Banakar, M. Balakrishnan, and P. Marwedel. "Reducing energy consumption by dynamic copying of instructions onto on chip memory, " In Proc. ISSS, Tokyo, Japan, October 2002.
-
(2002)
Proc. ISSS
-
-
Steinke, S.1
Grunwald, N.2
Wehmeyer, L.3
Banakar, R.4
Balakrishnan, M.5
Marwedel, P.6
-
11
-
-
18844371462
-
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems
-
San Jose, California, USA, October
-
S. Udayakumaran and R. Bama. "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, " In Proceedings of the ACM International Conference on Compiler, Architecture, and Synthesis for Embedded System (CASES), San Jose, California, USA, October 2003.
-
(2003)
Proceedings of the ACM International Conference on Compiler, Architecture, and Synthesis for Embedded System (CASES)
-
-
Udayakumaran, S.1
Bama, R.2
-
12
-
-
0036469652
-
Simplescalar: An infrastructure for computer system modeling
-
T. Austin, E. Larson, and D. Ernst. "Simplescalar: An infrastructure for computer system modeling, " In IEEE transactions on Computers, Vol. 35., pp. 59-67, 2002.
-
(2002)
IEEE Transactions on Computers
, vol.35
, pp. 59-67
-
-
Austin, T.1
Larson, E.2
Ernst, D.3
-
13
-
-
0030149507
-
Cacti: An enhanced cache access and cycle time model
-
May
-
S. wilton and N.P. Jouppi. "Cacti: An enhanced cache access and cycle time model, " In IEEE Journal of Solid-State Circuits, Vol.31., pp.677-688, May 1996.
-
(1996)
IEEE Journal of Solid-state Circuits
, vol.31
, pp. 677-688
-
-
Wilton, S.1
Jouppi, N.P.2
|