Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip

SBCCI'10 - Proceedings of the 23rd Symposium on Integrated Circuits and Systems Design

Volumn , Issue , 2010, Pages 91-96

  Tedesco, Leonel ^a   Rosa, Thiago ^a   Clermidy, Fabien ^b   Calazans, Ney ^a   Moraes, Fernando ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b CEA LETI   (France)

Author keywords

Dynamic routing; Networks on chip; Quality of service; Traffic monitoring

Indexed keywords

CONGESTION EVENTS; CONGESTION-AWARE ROUTING; DYNAMIC ROUTING; GLOBAL VIEW; HOT-SPOT TRAFFIC; LOCAL DECISIONS; NETWORKS ON CHIPS; ROUTING METHODS; ROUTING PATH; TRAFFIC DISTRIBUTIONS; TRAFFIC MONITORING;

ADAPTIVE ALGORITHMS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; QUALITY CONTROL; QUALITY OF SERVICE; ROUTERS; ROUTING ALGORITHMS;

TRAFFIC CONGESTION;

EID: 77958059604     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854153.1854178     Document Type: Conference Paper

References (15)

1. Marculescu, R. et al. "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v. 28(1), 2009, pp 3-21.
2. Tedesco, L. et al. "Application Driven Traffic Modeling for NoCs". In: SBCCI'06, pp. 62-67.
3. Ogras, U. Y.; Marculescu, R. "Analysis and Optimization of Prediction-Based Flow Control in Networks-on-Chip". ACM Transaction on Design Automation of Electronic Systems, v.13(1), 2008, article 11, 28p.
4. J. W. van den Brand et al. "Congestion-Controlled Best-Effort Communication for Networks-on-Chip". In: DATE'07, pp. 948-953.
5. Manolache, S. et al. "Buffer Space Optimization with Communication Synthesis and Traffic Shaping for NoCs". In: DATE'06, pp. 1-6.
6. Mello, A. et al. "Rate-based Scheduling Policy for QoS Flows in Networks on Chip". In: VLSI-SOC 2007, pp. 140-145.
7. Nicopoulos, C.A et al. " ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers". In: MICRO'06, pp. 333-346.
8. Li, M. et al. "DyXY - A Proximity Congestion-aware Deadlock free Dynamic Routing Method for Network on Chip". In: DAC'06, pp. 849-852.
9. Hu, J.; Marculescu, R. "Dyad - Smart routing for networks on chip". In: DAC'04, pp. 260-263.
10. Lotfi-Kamran, P. et al. "BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs". In: DATE'08, pp. 1408-1413.
11. Gratz, P. et al. "Regional Congestion Awareness for Load Balance in Networks-on-Chip". In: HPCA'08, pp. 203-214.
12. Ascia, G. et al. "Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip". IEEE Transaction on Computers, v.57(6), 2008, pp. 809-820.
13. Faruque, M. A. et al. "Run-time Adaptive On-chip Communication Scheme". In: ICCAD'07, pp. 26-31.
14. Glass, C.; Ni, L. "The Turn Model for Adaptive Routing" Journal of the Association for Computing Machinery, v. 41(5), Sep. 1994, pp. 874-902.
15. Lattard, D. et al. "A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip". IEEE Journal Of Solid State Circuits, v. 43(1), 2008, pp 223-235.