Application driven traffic modeling for NoCs

SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design

Volumn 2006, Issue , 2006, Pages 62-67

  Tedesco, Leonel ^a   Mello, Aline ^a   Giacomet, Leonardo ^a   Calazans, Ney ^a   Moraes, Fernando ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Applications; Networks on chip; QoS; Traffic modeling

Indexed keywords

ENERGY UTILIZATION; LOGIC DESIGN; MATHEMATICAL MODELS; OPTIMIZATION; QUALITY OF SERVICE; SIGNAL INTERFERENCE; VIDEO SIGNAL PROCESSING;

NETWORKS ON CHIP (NOC); NOISE TRAFFICS; SIMULATION TIME; TRAFFIC MODELING;

MICROPROCESSOR CHIPS;

EID: 33750897517     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1150343.1150364     Document Type: Conference Paper

References (16)

1. Keutzer, K. et al. "System-Level Design: Orthogonalization of Concerns and Platform-Based Design". IEEE Transactions on Computer-Aided Design, v.19(12), 2000, pp. 1523-1543.
2. Benini, L. De Micheli,G. "Networks on chips: a new SoC paradigm". IEEE Comp., v.35(1), 2002, pp. 70-78.
3. Bolotin E. et al. "QNoC: QoS architecture and design process for network on chip". JSA, v.50(2-3), 2004, pp. 105-128.
4. Genko, N. et al. "A Complete Network-On-Chip Emulation Framework". In: DATE'05, pp. 246-251.
5. Ost, L. et al. "MAIA - A Framework for Networks on Chip Generation and Verification". In: ASP-DAC'05, pp. 49-52.
6. Hu, J.; Marculescu, R. "Dyad - Smart routing for networks on chip". In: DAC'04, pp. 260-263.
7. Yum, K. et al. "Investigating QoS Support for Traffic Mixes with the Media Worm Router". In: 6th HPCA'00, pp. 97-106.
8. Santi, S. et al. "On the Impact of Traffic Statistics on Quality of Service for Networks on Chip". In: ISCAS'05, pp. 2349-2352.
9. Harmanci, M. et al. "Quantitative Modelling an Comparison of Communication Schemes to Guarantee Quality-of-Service in Networks-on-Chip". In: ISCAS'05, pp. 1782-1785.
10. Kwok, T. "ATM - The New Paradigm for Internet, Intranet & Residential Broadband Services & Applications". Prentice Hall PTR, 1998, 352p.
11. Giroux, N.; Ganti, S. "Quality of Service in ATM Networks". Prentice Hall PTR, 1999, 252p.
12. Varatkar, G.; Marculescu, R. "On-Chip Traffic Modeling and Synthesis for MPEG-2 Video Applications". IEEE Transactions on VLSI Systems, v. 12(1), 2004, pp. 108-119.
13. Tedesco, L. et al. "Traffic Generation and Performance Evaluation for Mesh-Based NoCs". In: SBCCI'05, pp. 184-189.
14. Pande, P. et al. "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures". IEEE Transactions on Computers, v.54(8), 2005, pp. 1025-1040.
15. Leland, W. et al. "On the Self-Similar Nature of Ethernet Traffic". IEEE/ACM Transactions on Networking, v.2, 1994, pp. 1-15.
16. Moraes, F. et al. "Hermes: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip". Integration, the VLSI Journal, v.38(1), 2004, pp. 69-93.