-
1
-
-
0026865719
-
On the performance of multivalued integrated circuits: Past, present and future
-
D. Etemble On the performance of multivalued integrated circuits: past, present and future IEEE 1992 156 164 0195-623X/92
-
(1992)
IEEE
, pp. 156-164
-
-
Etemble, D.1
-
2
-
-
0021609266
-
Multiple-valued logic - Its status and its future
-
S.L. Hurst Multiple-valued logic - its status and its future IEEE Trans. Comput. C-33 12 1984 1160 1179
-
(1984)
IEEE Trans. Comput.
, vol.C-33
, Issue.12
, pp. 1160-1179
-
-
Hurst, S.L.1
-
3
-
-
0019612769
-
The prospects for multivalued logic: A technology and applications view
-
K.C. Smith The prospects for multivalued logic: a technology and applications view IEEE Trans. Comput. C-30 9 1981 619 634
-
(1981)
IEEE Trans. Comput.
, vol.C-30
, Issue.9
, pp. 619-634
-
-
Smith, K.C.1
-
4
-
-
77957926213
-
Multiple-valued logic: A tutorial and appreciation
-
K.C. Smith Multiple-valued logic: a tutorial and appreciation IEEE Comput. 1988 1160 1179
-
(1988)
IEEE Comput.
, pp. 1160-1179
-
-
Smith, K.C.1
-
5
-
-
0019612334
-
On the design of 4-valued digital system
-
W.C. Kabat, and A.S. Wojcik On the design of 4-valued digital system IEEE Trans. Comput. C-30 9 1981 666 671
-
(1981)
IEEE Trans. Comput.
, vol.C-30
, Issue.9
, pp. 666-671
-
-
Kabat, W.C.1
Wojcik, A.S.2
-
6
-
-
0026867192
-
Towards the realization of 4-valued CMOS circuits
-
K. Lei, and Z.G. Vranesic Towards the realization of 4-valued CMOS circuits IEEE 1992 104 110 0195-623X/92
-
(1992)
IEEE
, pp. 104-110
-
-
Lei, K.1
Vranesic, Z.G.2
-
7
-
-
0030211846
-
Compact multiple-valued multiplexers using negative differential resistance device
-
H.L. Chan, S. Mohan, P. Mazumder, and G.I. Haddad Compact multiple-valued multiplexers using negative differential resistance device IEEE J. Solid-State Circuits 31 8 1996 1151 1155
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.8
, pp. 1151-1155
-
-
Chan, H.L.1
Mohan, S.2
Mazumder, P.3
Haddad, G.I.4
-
8
-
-
34548225396
-
Quaternary look-up tables using voltage-mode CMOS logic design
-
IEEE Press, New York 0-7695-2831-7/07
-
R. Cunha, H. Boudinov, L. Carro, Quaternary look-up tables using voltage-mode CMOS logic design, in: Proceedings of the 37th International Symposium on Multiple-Valued Logic (ISMVL'07), IEEE Press, New York, 2007, 0-7695-2831-7/07.
-
(2007)
Proceedings of the 37th International Symposium on Multiple-Valued Logic (ISMVL'07)
-
-
Cunha, R.1
Boudinov, H.2
Carro, L.3
-
9
-
-
0032050210
-
Quaternary voltage-mode CMOS circuits for multiple-valued logic
-
I. Thoidis, D. Soudris, I. Karatyllidis, S. Christoforidis, and A. Thanailakis Quaternary voltage-mode CMOS circuits for multiple-valued logic IEE Proc.-Circuits Devices Syst. 145 2 1998 71 77
-
(1998)
IEE Proc.-Circuits Devices Syst.
, vol.145
, Issue.2
, pp. 71-77
-
-
Thoidis, I.1
Soudris, D.2
Karatyllidis, I.3
Christoforidis, S.4
Thanailakis, A.5
-
11
-
-
0022670233
-
Realization of quaternary logic circuits by n-channel MOS devices
-
Y. Yasuda, Y. Tokuda, S. Zaima, K. Pak, T. Nakamura, and A. Yoshida Realization of quaternary logic circuits by n-channel MOS devices IEEE J. Solid-State Circuits sc-21 1 1986 162 168
-
(1986)
IEEE J. Solid-State Circuits
, vol.21
, Issue.1
, pp. 162-168
-
-
Yasuda, Y.1
Tokuda, Y.2
Zaima, S.3
Pak, K.4
Nakamura, T.5
Yoshida, A.6
-
12
-
-
3142751405
-
Design of Quaternary Logic Gate using double pass-transistor logic with neuron MOS down literal circuit
-
IEEE Press, New York 0195-623X/04
-
S.J. Park, B.H. Yoon, K. Sub Yoon, H.S. Kim, Design of Quaternary Logic Gate using double pass-transistor logic with neuron MOS down literal circuit, in: Proceedings of the 34th International Symposium on Multiple-valued Logic (ISMVL'04), IEEE Press, New York, 2004, 0195-623X/04.
-
(2004)
Proceedings of the 34th International Symposium on Multiple-valued Logic (ISMVL'04)
-
-
Park, S.J.1
Yoon, B.H.2
Sub Yoon, K.3
Kim, H.S.4
-
14
-
-
0024628957
-
VLSI design of a quaternary ripple adder
-
H.M. Razavi, and T. Kaylani VLSI design of a quaternary ripple adder IEEE 1989 470 473 CH2714-4/89/0000/0470
-
(1989)
IEEE
, pp. 470-473
-
-
Razavi, H.M.1
Kaylani, T.2
-
15
-
-
0019029558
-
2L circuits for TSC checkers
-
2L circuits for TSC checkers IEEE Trans. Comput. C-29 6 1980 537 540
-
(1980)
IEEE Trans. Comput.
, vol.C-29
, Issue.6
, pp. 537-540
-
-
Etiemble, D.1
-
16
-
-
84975553043
-
Optoelectronic multiple-valued logic implementation
-
S. Liu, C. Li, J. Wu, and Y. Lin Optoelectronic multiple-valued logic implementation Opt. Lett. 14 14 1989 713 715
-
(1989)
Opt. Lett.
, vol.14
, Issue.14
, pp. 713-715
-
-
Liu, S.1
Li, C.2
Wu, J.3
Lin, Y.4
-
17
-
-
54349107225
-
Designing of all-optical tri-state logic system with the help of optical nonlinear material
-
T. Chattopadhyay, G.K. Maity, and J.N. Roy Designing of all-optical tri-state logic system with the help of optical nonlinear material J. Nonlinear Opt. Phys. Mater. 17 3 2008 315 328
-
(2008)
J. Nonlinear Opt. Phys. Mater.
, vol.17
, Issue.3
, pp. 315-328
-
-
Chattopadhyay, T.1
Maity, G.K.2
Roy, J.N.3
-
18
-
-
2142722271
-
A quaternary amplitude shift keying modulator for suppressing initial amplitude distortion
-
T. Nakamura, J.I. Kani, M. Teshima, and K. Iwatsuki A quaternary amplitude shift keying modulator for suppressing initial amplitude distortion IEEE J. Lightwave Technol. 22 3 2004 733 738
-
(2004)
IEEE J. Lightwave Technol.
, vol.22
, Issue.3
, pp. 733-738
-
-
Nakamura, T.1
Kani, J.I.2
Teshima, M.3
Iwatsuki, K.4
-
19
-
-
0027229874
-
Fast Carry free Adder Design using QSD number system
-
A.A.S. Awwal, and J. Ahmed Fast Carry free Adder Design using QSD number system IEEE 1993 1085 1088 CH3306-8/93/0000-1085
-
(1993)
IEEE
, pp. 1085-1088
-
-
Awwal, A.A.S.1
Ahmed, J.2
-
20
-
-
0029719032
-
Canonical Quaternary arithmetic based on optical content-addressable memory (CAM)
-
A. Cherri Canonical Quaternary arithmetic based on optical content-addressable memory (CAM) IEEE 1996 655 659 CH35934-96/0000-0655
-
(1996)
IEEE
, pp. 655-659
-
-
Cherri, A.1
-
21
-
-
72149109584
-
Polarization encoded all-optical quaternary multiplexer and demultiplexer - A proposal
-
doi:10.1016/j.ijleo.2008.03.030
-
T. Chattopadhyay, J.N. Roy, Polarization encoded all-optical quaternary multiplexer and demultiplexer - a proposal, Optik, in press, doi:10.1016/j.ijleo.2008.03.030.
-
Optik
-
-
Chattopadhyay, T.1
Roy, J.N.2
-
22
-
-
56949094775
-
All-optical conversion scheme: Binary to quaternary and quaternary to binary number
-
T. Chattopadhyay, and J.N. Roy All-optical conversion scheme: binary to quaternary and quaternary to binary number Opt. Laser Technol. 41 3 2009 289 294
-
(2009)
Opt. Laser Technol.
, vol.41
, Issue.3
, pp. 289-294
-
-
Chattopadhyay, T.1
Roy, J.N.2
-
23
-
-
77649236054
-
Polarization encoded TOAD based all-optical quaternary literals
-
in press. doi:10.1016/j.ijleo.2008.09.014
-
T. Chattopadhyay, J.N. Roy, Polarization encoded TOAD based all-optical quaternary literals, Optik, in press, doi:10.1016/j.ijleo.2008.09.014.
-
Optik
-
-
Chattopadhyay, T.1
Roy, J.N.2
|