Quaternary voltage-mode CMOS circuits for multiple-valued logic

IEE Proceedings: Circuits, Devices and Systems

Volumn 145, Issue 2-5, 1998, Pages 71-77

  Thoidis, I ^a   Soudris, D ^a   Karafyllidis, I ^a   Christoforidis, S ^a   Thanailakis, A ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

CMOS circuits; Multiple valued logic

Indexed keywords

COMPUTER SIMULATION; DIGITAL ARITHMETIC; LOGIC CIRCUITS; MOSFET DEVICES;

MULTIPLE VALUED LOGIC (MVL) SYSTEMS; SOFTWARE PACKAGE SPICE;

CMOS INTEGRATED CIRCUITS;

EID: 0032050210     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:19981763     Document Type: Article

References (17)

1. HURST, S.L.: 'Multiple-valued logic - its status and its future', IEEE Trans. Comput., 1984, C-33, (12), pp. 1160-1179
2. ETIEMBLE, D., and ISRAEL, M.: 'Comparison of binary and multivalued ICs according to VLSI criteria', IEEE Comput. Mag., April 1988, pp. 28-42
3. KAMEYAMA, M.: 'Toward the age of beyond-binary electronics and systems'. 20th international symposium on Multiple valued logic, ISMVL '90, Charlotte, NC, May 1990, pp. 162-166
4. KAWAHITO, S., KAMEYAMA, M., HIGUCHI, T., and YAMADA, H.: 'A 32 × 32-bit multiplier using multiple-valued MOS current-mode circuits', IEEE J. Solid-State Circ., 1988, 23, (1), pp. 124-132
5. WATANABE, T., MATSUMOTO, M., and NAGARA, S.: 'Design of quaternary switching circuits using individual MOS pass-transistors and capacitor memory'. 16th international symposium on Multiple valued logic, ISMVL '86, 1986, pp. 26-32
6. WATANABE, T., MATSUMOTO, M., and LI, T.: 'New logical-sum and logical-product circuits using CMOS transistors and their applications to four-valued combinational circuits', Int. J. Electron., 1987, 63, (2), pp. 215-227
7. WATANABE, T., MATSUMOTO, M., and LI, T.: 'CMOS four-valued logic circuits using charge-control technique', 18th international symposium on Multiple valued logic, ISMVL '88, 1988, pp. 90-97
8. HUERTAS, J.L., BARRIGA, A., and SANCHEZ-GOMEZ, G.: 'Multivalued dynamic circuits', Electron. Lett., 1987, 23, (10), pp. 502-504
9. HEUNG, A., and MOUFTAH, H.T.: 'Depletion/enhancement CMOS for a low power family of three-valued logic circuits', IEEE J. Solid-State Circ., 1985, SC-20, (2), pp. 609-616
10. YASUDA, Y., TOKUDA, Y., TAIMA, S., PAK, K., NAKAMURA, T., and YOSHIDA, A.: 'Realization of quaternary logic circuits by n-channel MOS devices', IEEE J. Solid-State Circuits, 1986, SC-21, (1), pp. 162-168
11. SHANBHAG, N.R., NAGCHOUDHURI, D., SIFERD, R.E., and VISWESWARAN, G.S.: 'Quaternary logic circuits in 2-μm CMOS technology', IEEE J. Solid-State Circuits, 1990, 25, (3), pp. 790-799
12. KRISHNAN, G., and SHIVAPRASAD, A.P.: 'Quaternary multiplexer', Int. J. Electron., 1986, 61, (3), pp. 387-396
13. MANGIN, J.L., and CURRENT, K.W.: 'Characteristics of prototype CMOS quaternary logic encoder-decoder circuits', IEEE Trans. Comput., 1986, C-35, (2), pp. 157-161
14. HERRFELD, A., and HENTSCHKE, S.: 'Ternary latches for TDDNL pipelined systems', Int. J. Electron., 1996, 80, (4), pp. 547-560
15. CURRENT, K.W.: 'Voltage-mode CMOS quaternary latch circuit'. Electron. Lett., 1994, 30, (23), pp. 1928-1929
16. CURRENT, K.W.: 'Multiple-valued logic memory circuit', Int. J. Electron., 1995, 78, (3), pp. 547-555
17. CHANDRAKASAN, A.P., and BRODERSEN, R.W.: 'Low power digital CMOS design' (Kluwer Academic Publishers, Boston, 1995, 1st edn.)