Efficient high level synthesis exploration methodology combining exhaustive and gradient-based pruned searching

Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010

Volumn , Issue , 2010, Pages 104-109

  Xydis, Sotirios ^a   Skouroumounis, Christos ^a   Pekmestzi, Kiamal ^a   Soudris, Dimitrios ^a   Economakos, George ^a  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PATHS; DESIGN SPACES; EFFICIENT DESIGNS; EXPLORATION METHODS; GLOBALOPTIMUM; GRADIENT BASED; HIGH LEVEL SYNTHESIS; LEVEL TRANSFORMATION; PRUNING TECHNIQUES; QUALITY DESIGN; QUALITY OF DESIGN; RUNTIMES; SECOND LEVEL; SOLUTION SPACE;

SPACE RESEARCH;

DESIGN;

EID: 77957889333     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2010.56     Document Type: Conference Paper

References (21)

1. P. Coussy, A. Morawiec, High-Level Synthesis: From Algorithm to Digital Circuit. Springer, Berlin, Germany, 2008.
2. M. Gries, "Methods for Evaluating and Covering the Design. Space during Early Design. Development," Integr. VLSI J., vol. 38, no. 2, pp. 131-183, 2004.
3. V. Pareto, Manuale di Economia Politica. Picola Biblioteca Scientifica, Milan, 1906,
4. Translated into English by Ann Schweir (1971), Manual of Political Economy, MacMillan, London, 2008.
5. G. De Micheli, Synthesis and Optimization of Digital Circuits. McGraw-Hill. Higher Education, 1994.
6. S. A. Blythe and R. A. Walker, "Efficiently Searching the Optimal Design Space," in GLS '99: Proceedings of the Ninth Great Lakes Symposium on VLSI, 1999, p. 192.
7. M. Balakrishnan and P. Marwedel, "Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration," in DAC '89: Proceedings of the 26th ACM/IEEE Design Automation Conference, 1989, pp. 68-74.
8. R. Dutta, J. Roy, and R. Vemuri, "Distributed Design-Space Exploration for High-Level Synthesis Systems," in DAC "92: Proceedings of the 29th ACM/IEEE Design Automation Conference, 1992, pp. 644-650.
9. S. Chaudhuri, S. A. Blythe, and R. A. Walker, "A Solution Methodology for Exact Design Space Exploration in a Three-Dimensional Design Space," IEEE Trans. Very Large Scale Integr. Syst., vol. 5, no. 1, pp. 69-81, 1997.
10. G. Wang, W. Gong, B. DeRenzi, and R. Kastner, "Exploring Time/Resource Trade-offs by Solving Dual Scheduling Problems with the Ant Colony Optimization," ACM Trans. Design Autom. Electr. Syst., vol. 12, no. 4, 2007.
11. S. Kurra, N. K. Singh, and P. R. Panda, "The impact of Loop Unrolling on Controller Delay in High Level Synthesis," in DATE '07: Proceedings of the conference on Design, automation and test in Europe, 2007, pp. 391-396.
12. O. Dragomir, E. Panainte, K. Bertels, and S. Wong, "Optimal Unroll. Factor for Reconfigurable Architectures," in Proc. of ARC, 2008, pp. 4-14.
13. J. Gerlach and W. Rosenstiel, "A Methodology and Tool for Automated Transformational High-Level. Design Space Exploration," in ICCD, 2000, pp. 545-548.
14. P. Marwedel, B. Landwehr, R. Domer, "Built-in Chaining: Introducing Complex Components into Architectural Synthesis," in Proc. of the ASPDAC, 1997, pp. 599-605.
15. M. Corazao, M. Khalaf, L. Guerra, M. Potkonjak, and J. Rabaey, "Perfomance Optimization Using Template Mapping for Datapath-Intensive High-Level. Synthesis," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 2, pp. 877-888, Aug. 1996.
16. S. Xydis, C. Skouroumounis, K. Pekmestzi, D. Soudris, and G. Economakos, "Designing Efficient DSP Datapaths Through Compiler-in-theLoop Exploration Methodology," in Proc. of ISCAS, 2010.
17. The ExPRESS group, "http://express.ece.ucsb.edu," 2009.
18. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis," ACM Trans. Des. Autom. Electron. Syst, vol. 9, p. 2004, 2002.
19. C to Verilog, Circuit Design Automation, "http://c-to-verilog.com/. "
20. Synopsys Inc., "www.synopsys.com/products/," 2009.
21. Artisan Components, TSMC 0.13 Library Databook.