The impact of loop unrolling on controller delay in high level synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 391-396

  Kurra, Srikanth ^a   Singh, Neeraj Kumar ^b   Panda, Preeti Ranjan ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

^b INTEL TECHNOLOGY INDIA PVT LTD   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; HIGH LEVEL LANGUAGES; OPTIMAL CONTROL SYSTEMS; OPTIMIZATION; TIME DELAY;

CONTROLLER DELAY; EXHAUSTIVE EXPLORATION; SEARCH SPACE PRUNING;

CONTROL EQUIPMENT;

EID: 34548354777     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364623     Document Type: Conference Paper

References (18)

1. V. Sarkar, "Optimized unrolling of nested loops," in 14th international conference on Supercomputing, 2000.
2. S. Carr and K. Kennedy, "Improving the ratio of memory operations to floating-point operations in loops," ACM TOPLAS, 16(6), 1994.
3. A. Koseki, et al., "A method for estimating optimal unrolling times for nested loops," Intl. Symp. on Parallel Arch. ISPAN), 1997.
4. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye, "Influence of compiler optimizations on system power," DAC 2000.
5. R. Leupers and P. Marwedel, "Function inlining under code size constraints for embedded processors," ICCAD 1999.
6. M. Potkonjak, et al, "Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE TCAD, 15(2), 1996.
7. A. Hosangadi, et al., "Factoring and eliminating common subexpressions in polynomial expressions," in ICCAD 2004.
8. M. Potkonjak and J. Rabaey, "Optimizing resource utilization using transformations," IEEE TCAD, 13(3), 1994.
9. R. Cordone, et al., "Using speculative computation and parallelizing techniques to improve scheduling of control based designs," ASPDAC 2006.
10. S. Gupta, et al., "Coordinated parallelizing compiler optimizations and high-level synthesis," ACM TODAES, 9(4), 2004.
11. S. Park and K. Choi, "Performance-driven high-level synthesis with bit-level chaining and clock selection," IEEE TCAD, 20(2), 2001.
12. M. C. Molina, et al, "Bitwise scheduling to balance the computational cost of behavioral specifications," IEEE TCAD, 25(1), 2006.
13. S. Gupta, et al., "Loop shifting and compaction for the high-level synthesis of designs with complex control flow," DATE 2004.
14. A. Kuehlmann and R. A. Bergamaschi, "Timing analysis in high-level synthesis," ICCAD 1992.
15. R. A. Bergamaschi, "Bridging the domains of high-level and logic synthesis," IEEE TCAD, 21(5), 2002
16. A. Srivastava et al., "Achieving design closure through delay relaxation parameter," ICCAD 2003.
17. G. R. Gupta, M. Gupta, and P. R. Panda, "Rapid estimation of control delay from high-level specifications," DAC 2006, pp. 455-458.
18. V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan, "Software pipelining," ACM Comput. Surv., vol. 27, no. 3, pp. 367-432, 1995.