Optimal unroll factor for reconfigurable architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4943 LNCS, Issue , 2008, Pages 4-14

  Dragomir, Ozana Silvia ^a   Moscu Panainte, Elena ^a   Bertels, Koen ^a   Wong, Stephan ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CAVITY RESONATORS; PARALLEL ALGORITHMS;

EXECUTION TIMES; HARDWARE AND SOFTWARE; HARDWARE KERNEL; MOLEN PROGRAMMING PARADIGM; RE-CONFIGURABLE; RE-CONFIGURABLE ARCHITECTURE; RE-CONFIGURABLE COMPUTING; RECONFIGURABLE HARDWARE; RESOURCE USAGE;

OPTIMIZATION;

EID: 52049101394     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78610-8_4     Document Type: Conference Paper

References (10)

1. Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The MOLEN Polymorphic Processor. IEEE Transactions on Computers, 1363-1375, (October 2004)
2. Panainte, E.M., Bertels, K., Vassiliadis, S.: The PowerPC Backend Molen Compiler. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 434-443. Springer, Heidelberg (2004)
3. Yankova, Y.D., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, J., Vassiliadis, S.: DWARV: DelftWorkbench Automated Reconfigurable VHDL Generator. In: The 17th International Conference on Field Programmable Logic and Applications (FPL 2007) (August 2007), pp. 697-701 (2007)
4. Guo, Z., Buyukkurt, B., Najjar, W., Vissers, K.: Optimized Generation of datapath from C codes for FPGAs. In: DATE 2005: Proceedings of the conference on Design, Automation and Test in Europe (March 2005), pp. 112-117 (2005)
5. Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: Loop shifting and compaction for the high-level synthesis of designs with complex control flow. In: DATE 2004: Proceedings of the conference on Design, Automation and Test in Europe (February 2004), pp. 114-119 (2004)
6. Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling. In: DATE 2003: Proceedings of the conference on Design, Automation and Test in Europe (March 2003), pp. 296-301 (2003)
7. Cardoso, J.M.P., Diniz, P.C.: Modeling loop unrolling: approaches and open issues. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol. 3133, pp. 224-233. Springer, Heidelberg (2004)
8. Weinhardt, M., Luk, W.: Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 234-248 (February 2001)
9. Liao, J., Wong, W.F., Mitra, T.: A model for hardware realization of kernel loops. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 334-344. Springer, Heidelberg (2003)
10. Banerjee, S., Bozorgzadeh, E., Dutt, N.: PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures. In: ASP-DAC 2006: Proceedings of the 2006 conference on Asia South Pacific design automation (January 2006), pp. 491-496 (2006)