Improving the performance of object-oriented languages with dynamic predication of indirect jumps

Operating Systems Review (ACM)

Volumn 42, Issue 2, 2008, Pages 80-90

  Joao, Jose A ^a,b   Mutlu, Onur ^b   Kim, Hyesoon ^c   Agarwal, Rishi ^b,d   Patt, Yale N ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b MICROSOFT RESEARCH   (United States)

^c Georgia Institute of Technology

^d INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

Author keywords

Dynamic predication; Indirect jumps; Object oriented languages; Predicated execution; Virtual functions

Indexed keywords

COMPUTER APPLICATIONS; COMPUTER HARDWARE; CONTROL THEORY; ELECTRIC POWER UTILIZATION;

DYNAMIC INDIRECT JUMP PREDICATION (DIP; SWITCH-CASE STATEMENTS; VIRTUAL FUNCTIONS;

OBJECT ORIENTED PROGRAMMING;

EID: 77957809249     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1353535.1346293     Document Type: Conference Paper

References (44)

1. J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren. Conversion of control dependence to data dependence. In POPL-10, 1983.
2. B. Alpern, A. Cocchl, S. Fink, D. Grove, and D. Lieber. Efficient implementation of Java interfaces: Invokeinterface considered harmless. In OOPSLA, 2001.
3. S. Bhansali, W.-K. Chen, S. D. Jong, A. Edwards, and M. Drinic. Framework for Instruction-level tracing and analysis of programs. In KEE, 2006.
4. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006.
5. S. M. Blackburn et al. The DaCapo benchmarks: Java benchmarking development and analysis. In OOPSLA'06, 2006.
6. D. Brooks, V. Tiwari, and M. Martonosi. Watten: a framework for architectural-level power analysis and optimizations. In ISCA-27, 2000.
7. B. Calder, D. Grunwald, and B. Zorn. Quantifying behavioral, differences between C and C++ programs. Journal of Programming Languages, 2(4):323-351, 1995.
8. L. Cardelli and P. Weguer. On understanding types, data abstraction, and polymorphism. ACM Computing Surveys, 17(4):471-523, Dec. 1985.
9. P Chang, E. Hao, and Y. N. Patt. Target prediction for indirect jumps. In ISCA, 1997.
10. R. Cytron et al. Efficiently computing static single assignment form, and the control dependence graph. ACM TOPLAS, 13(4):451-490, Oct. 1991.
11. L. P. Deutsch, and A. M. Schiffman. Efficient implementation of the Smalltalk-80 system. In POPL, 1984.
12. K. Driesen and U. Hölzle. Accurate indirect branch prediction. In ISCA-52, 1998.
13. K. Driesen and U. Hölzle. Multi-stage cascaded prediction. In Euro-Par, 1999.
14. M. A. Ertl and D. Gregg. Optimizing indirect branch prediction accuracy in virtual machine interpreters. In PLDI, 2003.
15. M. Fattens, T. Heil, J. E. Smith, and G. Tyson. Restricted dual path execution. Technical Report CSE-97-18, University of California at Davis, Nov. 1997.
16. S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. C. Valentine. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
17. T. Heil and J. E. Smith. Selective dual path execution. Technical, report, University of Wisconsin-Madison, Nov. 1996.
18. G. Hintou, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, Feb. 2001.
19. U. Hölzle, C. Chambers, and D. Ungar. Optimizing dynamically-typed object-oriented languages with polymorphic inline caches. In ECOOP, 1991.
20. U. Hölzle and D. Ungar. Optimizing dynamically-dispatched calls with run-time type feedback. In PLDI, 1994.
21. Intel Corp. ICC 9.1 for Linux, http://www.intel.com/cd/software/products/ asmo-na/eng/compilers/284264.%htm.
22. Intel Corp. Intel Core2 Duo Desktop Processor E6600. http:// processorfinder.intel.com/details.aspx?sSpec=SL9ZL.
23. Intel Corp. Intel VTurie Performance Analyzers, http://www.intel.com/vtune/.
24. K. Ishizaki, M. Kawahito, T. Yasue, H. Komatsu, and T. Nakatani. A study of devirtualization techniques for ajava just-in-time compiler. In OOPSLA-15, 2000.
25. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning confidence to conditional branch predictions. In MICRO-29, 1996.
26. D. Jiménez and C. Lin. Dynamic branch prediction with perceptions. In HPCA, 2001.
27. J. A. Joao, O. Mutlu, H. Kim, and Y. N. Patt. Dynamic predication of indirect jumps. IEEE Computer Architecture Letters, May 2007.
28. J. Kalamatianos and D. R. Kaeli. Predicting indirect branches via data compression. In MICRO-31.
29. R. E. Kessler. The Alpha 2.1264 microprocessor. IEEE Micro, 19(2):24-36, 1999.
30. H. Kim, J. A. Joao, O. Mutlu, C. J. Lee, Y. N. Patt, and R. S. Cohn. VPC Prediction: Reducing the cost of indirect branches via hardware-based dynamic devirtualization. In ISCA-34, 2007.
31. H. Kim, J. A. Joao, O. Mutlu, and Y N. Patt. Diverge-merge processor (DMP): Dynamic predicated execution of complex control-flow graphs based on frequently executed paths. In MICRO-39, 2006.
32. H. Kim, J. A. Joao, O. Mutlu, and Y. N. Patt. Diverge-merge processor: Generalized and energy-efficient dynamic predication. IEEE Micro, 27(1):94-104, 2007.
33. H. Kim, J. A. Joao, O. Mutlu, and Y. N. Patt. Profile-assisted compiler support for dynamic predication in diverge-merge processors. In CGO-5, 2007.
34. A. Klauser, T. Austin, D. Grunwald, and B. Calder. Dynamic hammock predication for non-predicated instruction set architectures. In PACT, 1998.
35. A. Klauser, A. Paithaukar, and D. Grunwald. Selective eager execution on the polypath architecture. In ISCA-25, 1998.
36. B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle. The Cydra 5 departmental supercomputer. IEEE Computer, 22:12-35, Jan. 1989.
37. E. M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers, C-21(12): 1405-1411, 1972.
38. A. Roth, A. Moshovos, and G. S. Sohi. Improving virtual function call target prediction via dependence-based pre-computation. In ICS-13, 1999.
39. A. Seznec and P. Michaud. A case for (partially) TAgged GEometric history length branch prediction. JILP, Feb. 2006.
40. E. H. Sussenguth. Instruction Control Sequence. U.S. Patent 3559183, Jan. 26, 1971.
41. D. Tarditi, July 2007. Personal communication.
42. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system. microarchitecture. IBM Technical White Paper, Oct. 2001.
43. P. H. Wang, H. Wang, R. M. Kling, K. Ramakrishnan, and J. P. Shen. Register renaming and scheduling for dynamic execution of predicated code. In HPCA-7, 2001.
44. M. Wolczko. Benchmarking Java with the Richards benchmark, http://research.sun.com/people/mario/java_benchmarking/richards/richards.html.