VPC prediction: Reducing the cost of indirect branches via hardware-based dynamic devirtualization

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 424-435

  Kim, Hyesoon ^a   Joao, José A ^a   Mutlu, Onur ^b   Lee, Chang Joo ^a   Patt, Yale N ^a   Cohn, Robert ^c  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b MICROSOFT RESEARCH   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

Devirtualization; Indirect branch prediction; Virtual functions

Indexed keywords

DEVIRTUALIZATION; INDIRECT BRANCH PREDICTION; VIRTUAL FUNCTIONS; VIRTUAL PROGRAM COUNTER (VPC);

COMPUTATIONAL COMPLEXITY; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; OBJECT ORIENTED PROGRAMMING;

VIRTUAL REALITY;

EID: 35348819332     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250715     Document Type: Conference Paper

References (44)

1. Advanced Micro Devices, Inc. AMD Athlon(™) XP Processor Model 10 Data Sheet, Feb. 2003.
2. B. Calder and D. Grunwald. Reducing indirect function call overhead in C++ programs. In POPL-21, 1994.
3. B. Calder, D. Grunwald, and B. Zorn. Quantifying behavioral differences between C and C++ programs. Journal of Programming Languages, 2(4):323-351, 1995.
4. L. Cardelli and P. Wegner. On understanding types, data abstraction, and polymorphism. ACM Computing Surveys, 17(4):471-523, Dec. 1985.
5. P.-Y. Chang, M. Evers, and Y. N. Patt. Improving branch prediction accuracy by reducing pattern history table interference. In PACT, 1996.
6. P.-Y. Chang, E. Hao, and Y. N. Patt. Target prediction for indirect jumps. In ISCA-24, 1997.
7. L. P. Deutsch and A. M. Schiffman. Efficient implementation of the Smalltalk-80 system. In POPL, 1984.
8. K. Driesen and U. Hölzle. Accurate indirect branch prediction. In ISCA-25, 1998.
9. K. Driesen and U. Hölzle. The cascaded predictor: Economical and adaptive branch target prediction. In MICRO-31, 1998.
10. K. Driesen and U. Hölzle. Multi-stage cascaded prediction. In European Conference on Parallel Processing, 1999.
11. M. Evers, S. J. Patel, R. S. Chappell, and Y. N. Patt. An analysis of correlation and predictability: What makes two-level branch predictors work. In ISCA-25, 1998.
12. The GAP Group. GAP System for Computational Discrete Algebra. http://www.gap-system.org/.
13. C. Garrett, J. Dean, D. Grove, and C. Chambers. Measurement and application of dynamic receiver class distributions. Technical Report UW-CS 94-03-05, University of Washington, Mar. 1994.
14. GCC-4.0. GNU compiler collection, http://gcc.gnu.org/.
15. S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. C. Valentine. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
16. D. Grove, J. Dean, C. Garrett, and C. Chambers. Profile-guided receiver class prediction. In OOPSLA-10, 1995.
17. A. Hartstein and T. R. Puzak. The optimum pipeline depth for a microprocessor. In ISCA-29, 2002.
18. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, Feb. 2001. Ql 2001 Issue.
19. U. Hölzle and D. Ungar. Optimizing dynamically-dispatched calls with run-time type feedback. In PLDI, 1994.
20. IBM Corporation. IBM zSeries mainframe servers. http://www.ibm.com/ systems/z/.
21. Intel Corporation. ICC 9.1 for Linux. http://www.intel.com/cd/software/ products/asmo-na/eng/compilers/284264.htm.
22. Intel Corporation. Intel Core Duo Processor T2500. http:// processorfinder.intel.com/Details.aspx?sSpec=SL8VT.
23. Intel Corporation. Intel VTune Performance Analyzers. http://www.intel.com/vtune/.
24. K. Ishizaki, M. Kawahito, T. Yasue, H. Komatsu, and T. Nakatani. A study of devirtualization techniques for a Java Just-In-Time compiler. In OOPSLA-15, 2000.
25. D. A. Jiménez and C. Lin. Dynamic branch prediction with perceptrons. In HPCA-7, 2001.
26. D. Kaeli and P. Emma. Branch history table predictions of moving target branches due to subroutine returns. In ISCA-18, 1991.
27. J. Kalamatianos and D. R. Kaeli. Predicting indirect branches via data compression. In MICRO-31, 1998.
28. R. E. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):24-36, 1999.
29. H. Kim, J. A. Joao, O. Mutlu, C. J. Lee, Y. N. Patt, and R. Cohn. VPC prediction: Reducing the cost of indirect branches via hardware-based dynamic devirtualization. Technical Report TR-HPS-2007-002, The University of Texas at Austin, Mar. 2007.
30. J. K. F. Lee and A. J. Smith. Branch prediction strategies and branch target buffer design. IEEE Computer, pages 6-22, Jan. 1984.
31. C.-K. Luk, R. Cohn, R. Muth, H. Paul, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
32. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, Feb. 2002.
33. S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Western Research Laboratory, June 1993.
34. Microsoft Research. Bartok compiler. http://research.microsoft.com/act/.
35. D. Novillo, Mar. 2007. Personal communication.
36. H. Patil, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karunanidhi. Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation. In MICRO-37, 2004.
37. A. Roth, A. Moshovos, and G. S. Sohi. Improving virtual function call target prediction via dependence-based pre-computation. In ICS-13, 1999.
38. D. Sehr, Nov. 2006. Personal communication.
39. A. Seznec. Analysis of the O-GEometric History Length branch predictor. In ISCA-32, 2005.
40. A. Seznec and P. Michaud. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-Level Parallelism (JILP), 8, Feb. 2006.
41. D. Tarditi, Nov. 2006. Personal communication.
42. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Technical White Paper, Oct. 2001.
43. M. Wolczko. Benchmarking Java with the Richards benchmark. http://research.sun.com/people/mario/java_benchmarking/richards/richards.html.
44. T.-Y. Yeh, D. Marr, and Y. N. Patt. Increasing the instruction fetch rate via multiple branch prediction and branch address cache. In ICS, 1993.