Automated synthesis of instruction codes in the context of micro-architecture design

Proceedings - International Conference on Application of Concurrency to System Design, ACSD

Volumn , Issue , 2010, Pages 3-12

  Mokhovy, Andrey ^a   Alekseyevz, Arseniy ^a   Yakovlevz, Alex ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

Asynchronous control; Instruction set; Microarchitecture; Partial orders; Synthesis

Indexed keywords

ASYNCHRONOUS CONTROL; INSTRUCTION SET; MICRO ARCHITECTURES; PARTIAL ORDER; SYNTHESIS;

AUTOMATION; COMPUTER AIDED DESIGN; CONTROLLERS; ENCODING (SYMBOLS); FORMAL METHODS;

MICROPROCESSOR CHIPS;

EID: 77957594425     PISSN: 15504808     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSD.2010.30     Document Type: Conference Paper

References (14)

1. A. Alomary, T. Nakata, Y. Honma, J. Sato, N. Hikichi, and M. Imai. PEAS-I: A hardware/software co-design system for ASIPs. In Proc. of European Design Automation Conference (EURO-DAC), 1993.
2. A W Burks, H H Goldstein, and John von Neumann. Preliminary discussion of the logical design of an electronic computing instrument. Institute for Advanced Study, 1946.
3. Niklas Eén and Niklas Sörensson. An Extensible SATsolver. Theory and Applications of Satisfiability Testing, pages 333-336, 2004.
4. J. Lee, K. Choi, and N. Dutt. Efficient instruction encoding for automatic instruction set design of configurable asips. In Proc. of the International Conference on Computer-aided Design (ICCAD), 2002.
5. Giovanni De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, 1994.
6. P. Mishra and N. Dutt. Processor Modelling and Design Tools, Chapter 8 in 'EDA for IC Systems Design, Verification, and Testing' by L. Sheffer, L. Lavagno, and G. Martin. Taylor and Francis Group, 2006.
7. Andrey Mokhov. Conditional Partial Order Graphs. PhD thesis, Newcastle University, 2009.
8. Andrey Mokhov, Ulan Degenbaev, and Alex Yakovlev. Optimal Encoding of Partial Orders. Technical report, Newcastle University, February 2009.
9. Andrey Mokhov and Alex Yakovlev. Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis. In Proceedings of Design, Automation and Test in Europe (DATE) Conference, 2008.
10. Andrey Mokhov and Alex Yakovlev. Verification of Conditional Partial Order Graphs. In Proc. of 8th Int. Conf. on Applicatioon of Concurrency to System Design (ACSD'08), 2008.
11. A. Nohl, V. Greive, G. Braun, A. Hoffman, R. Leupers, O. Schliebusch, and H. Meyr. Instruction encoding synthesis for architecture exploration using hierarchical processor models. In Proc. of the 40th annual Design Automation Conference (DAC), pages 262-267. ACM, 2003.
12. Danil Sokolov, Ivan Poliakov, and Alex Yakovlev. Analysis of static data flow structures. Fundamenta Informaticae, 88(4):581-610, 2008.
13. Ingo Wegener. The Complexity of Boolean Functions. Johann Wolfgang Goethe-Universitat, 1987.
14. Qin Zhao, Bart Mesman, and Twan Basten. Practical instruction set design and compiler retargetability using static resource models. In Proc. Design, Automation and Test in Europe (DATE), 2002.