Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design, test, and analysis

IEEE Transactions on Nuclear Science

Volumn 55, Issue 4, 2008, Pages 2259-2266

  Berg, Melanie ^a   Poivey, C ^a   Petrick, D ^a   Espinosa, D ^a   Lesea, Austin ^b   LaBel, K A ^a   Friendlich, M ^a   Kim, H ^a   Phan, Anthony ^a  

^a NASA GODDARD SPACE FLIGHT CENTER   (United States)

^b XILINX INC   (United States)

Author keywords

Field programmable gate array (FPGA); Reconfiguration; Scrubbing; Xilinx

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

FIELD PROGRAMMABLE GATE ARRAY (FPGA); RECONFIGURATION; SCRUBBING; XILINX;

COMPUTER CONTROL SYSTEMS;

EID: 53349127605     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2008.2001422     Document Type: Conference Paper

References (17)

1. Actel Datasheet: "RTAX-S/SL RadTolerant FPGAs" [Online]. Available: http://www.actel.com/documents/RTAXS_DS.pdf ver. V5.2, Oct. 2007.
2. Xilinx Application Note: "Virtex FPGA Series Configuration and Readback" [Online]. Available: http://www.xilinx.com/support/documentation/ application_notes/xapp138.pdf
3. Xilinx Data Sheet: "Xilinx Virtex-4 Data Sheet: and Switching Characteristics" [Online]. Available: http://www.xilinx.com/support/ documentation/data_sheets/ds302.pdf
4. Les Jones XAPP714 (V1.5): "Single Event Upset (SEU) Detection and Correction Using Virtex 4 Devices" Jan. 2007 [Online]. Available: http://www.xilinx.com/bvdocs/appnotes/xapp714.pdf
5. A. Lesea and K. Castellani-Coulie, "Experimental approach of soft error effects in 90 nm Xilinx FPGA and beyond," presented at the RADECS 2007, Deauville, Sep. 2007, unpublished.
6. M. Berg, "The NASA goddard space flight center radiation effects and analysis group Virtex-4 scrubber," presented at the Xilinx Insertion Meeting, Albuquerque, NM, Jun. 2007 [Online]. Available: http://www.nepp.nasa. gov/workshops/xilinx/June2007Status/Pres_11.ppt#1, unpublished
7. F. Kastensmidt, "SEE mitigation strategies for digital circuit design applicable to ASIC and FPGAs," presented at the Nuclear and Space Radiation Effects Conf., Honolulu, HI, Jul. 23,2007, Part II of the Short Course, unpublished.
8. M. Berg, "Fault tolerance implementation within SRAM based FPGA design based upon the increased level of single event upset susceptibility, " in Proc. IEEE Int. On-Line Test Symp., 2006, pp. 89-91.
9. "Xilinx Virtex Series User Guide: "Virtex-4 Configuration Guide"" [Online]. Available: http://www.xilinx.com/support/ documentation/user_guides/ug071.pdf
10. M. Berg et al., "An analysis of single event upset dependencies on high frequency and architectural implementations within actel RTAX-S family field programmable gate arrays," IEEE Trans. Nucl. Sci., vol. 53, no. 6, Dec. 2006.
11. J. George, R. Koga, G. Swift, G. Allen, C. Carmichael, and C. W. Tseng, "Single event upsets in Xilinx Virtex-4 FPGA devices," in Proc. IEEE NSREC Data Workshop Record, pp. 109-114.
12. P. Graham, H. Quinn, J. Krone, M. Caffrey, S. Rezgui, and C. Carmichael, "Radiation-induced multi-bit upsets in Xilinx SRAM-based FPGAs," presented at the MAPLD, Washington, DC, Sep. 2005.
13. J. W. Howard, H. Kim, M. Berg, and K. A. LaBel et al., "Development of a low cost and high speed single event effects tester based on reconfigurable field programmable gate arrays (FPGA)," presented at the SEE Symp. 2006, Long Beach, CA, Apr. 2006, unpublished.
14. C. Poivey, M. Berg, and K. A. LaBel et al., "Single event effects (SEE) response of embedded power PCs in a Xilinx Virtex-4 FPGA for a space application," presented at the RADECS 2007, Sep. 2007, unpublished.
15. G. Allen, G. Swift, C. Carmichael, and C. Tseng, Initial Single Events Testing of the Xilinx Virtex-4 Field Programmable Gate Array [Online]. Available: http://www.trs-new.jpl.nasa.gov/dspace/bitstream/2014/40350/1/07- 1205.pdf
16. F. Sturreson, S. Mattson, and C. Carmichael, Heavy Ion Characterization of SEU Mitigation Methods for the Virtex FPGA [Online]. Available: https://www.escies.org/GetFile?rsrcid=9
17. C. Carmichael, E. Fuller, P. Blain, and M. Cafferey, SEU Mitigation Techniques for Virtex FPGAs in Space Applications [Online]. Available: http://www.xilinx.com/esp/mil_aero/collateral/presentations/ SEU_mitigation_technique.pdf