Neuro-inspired system for real-time vision sensor tilt correction

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 1394-1397

  Jimenez Fernandez, A ^a   Fuentes del Bosh, J L ^a   Paz Vicente, R ^a   Linares Barranco, A ^a   Jimenez G ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS PROTOCOLS; AUDITORY STIMULI; BIOLOGICAL INFORMATION; CO-DESIGNS; CONTROL ROBOTS; HIGH SPEED; MAPPING LAYERS; NEUROMORPHIC ENGINEERING; PROCESS INFORMATION; REAL TIME; REAL TIME VISION; ROBOT PLATFORM; TILT CORRECTION; VISION SENSORS; XILINX SPARTAN-3;

COMPUTER VISION; DATA PROCESSING; FABRICS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NANOSENSORS;

REAL TIME SYSTEMS;

EID: 77955992851     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537271     Document Type: Conference Paper

References (16)

1. P. Lichtsteiner, et al. "A 128x128 120dB 15 us Asynchronous Temporal Contrast Vision Sensor". IEEE Journal on Solid-State Circuits, 2008.
2. V. Chan, et al. "AER EAR: A Matched Silicon Cochlea Pair with Address-Event-Representation Interface". IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007.
3. R. Serrano-Gotarredona, et al. "AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems". NIPS 2005.
4. R. Serrano-Gotarredona, et al.. "On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing. IEEE Transactions on Neural Networks, Vol. 19, No 7, pp. 1196-1219. July-2008.
5. Oster, M et al "Quantifying Input and Output Spike Statistics of a Winner-Take-All Network in a Vision System" IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007.
6. P. Hafliger. "Adaptive WTA with an Analog VLSI Neuromorphic Learning Chip". IEEE Transactions on Neural Networks, vol. 18, No 2,. March-2007.
7. M. Sivilotti, Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks, Ph.D. Thesis, California Institute of Technology, Pasadena CA, 1991.
8. Kwabena A. Boahen. "Communicating Neuronal Ensembles between Neuromorphic Chips". Neuromorphic Systems. Kluwer Academic Publishers, Boston 1998.
9. Telluride Neuromorphic Engeeniering Workshop 2008: https://neuromorphs. net/ws2008/wiki/
10. The 2009 Capo Caccia Cognitive Neuromorphic Engineering Workshop: http://capocaccia.ethz.ch/capo/
11. A. Linares-Barranco et al. "AER Neuro-Inspired interface to Anthropomorphic Robotic Hand". IEEE World Conference on Computational Intelligence. IJCNN. Vancouver, July-2006.
12. A. Linares-Barranco et al. "Implementation of a time-warping AER mapper". IEEE International Symposium on Circuits and Systems. ISCAS 2009.
13. R. Berner, et al. "A 5 Meps $100 USB2.0 Address-Event Monitor-Sequencer Interface". IEEE International Symposium on Circuits and Systems ISCAS 2007.
14. jAER open-source software project. http://jaer.wiki.sourceforge.net/
15. R. Serrano-Gotarredona, et al. "CAVIAR: A 45k-neuron, 5M-synapse AER Hardware Sensory-Processing-Learning-Actuating System for High-Speed Visual Object Recognition and Tracking," IEEE Trans. on Neural Networks, Volume 20, Issue 9, Sept. 2009.
16. J. Catsoulis. "Designing Embedded Hardware". O'Reilly. ISBN: 0-596-00755-8.