A Desktop Computer with a Reconfigurable Pentium

ACM Transactions on Reconfigurable Technology and Systems

Volumn 1, Issue 1, 2008, Pages 1-15

  Shih Lien, L Lu ^a   Yiannacouras, Peter ^b   Suh, Taeweon ^a   Kassa, Rolf ^a   Konow, Michael ^a  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

accelerator; architecture; Design; emulator; exploration; FPGA; Measurement; model; operating system; Pentium R; Performance; processor; reconfigurable; simulator

Indexed keywords

EID: 77955680177     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/1331897.1331901     Document Type: Article

References (18)

1. Biswas, P., Banerjee, S., Dutt, N., Ienne, P., Pozzi, L., 2006. PERFORMANCE AND ENERGY BENEFITS OF INSTRUCTION SET EXTENSIONS IN AN FPGA SOFT CORE. In Proceedings of the IEEE International Conference on VLSI Design (VLSID). IEEE Computer Society Press, Los Alamitos, CA.
2. Burger, D., Austin, T. M., Bennett, S., 1996. EVALUATING FUTURE MICROPROCESSORS: THE SIMPLESCALAR TOOL SET. TECH. REP. CS-TR-1996-1308.
3. Chiou, D., Sunjeliwala, H., Sunwoo, D., Xu, J., Patil, N., 2006. FPGA-based fast, cycle-accurate, full-system simulators. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture. ACM Transactions on Reconfigurable Technology and Systems, Vol. 1, No. 1, Article 5, Pub. date: March 2008.
4. Gibeling, G., Schultz, A., Asanovic, K., 2006. THE RAMP ARCHITECTURE AND DESCRIPTION LANGUAGE. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture (Austin, TX).
5. Hifn, Inc., 2006.4450 HIPP III Storage Security Processor. HIFN, Inc.
6. Jones, P., Padmanabhan, S., Rymarz, D., Maschmeyer, J., Schuehler, D. V., Lockwood, J. W., Cytron, R. K., 2004. LIQUID ARCHITECTURE. In Proceedings of the International Parallel and Distributed Processing Symposium: Workshop on Next Generation Software.
7. Kasper, J., Krashinksy, R., Batten, C., Asanovic, K., 2005. A parameterizable FPGA prototype of a vector-thread processor. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.
8. Kozyrakis, C., Olukotun, K., 2005. ATLAS: A SCALABLE EMULATOR FOR TRANSACTIONAL PARALLEL SYSTEMS. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.
9. Kuon, I., Rose, J., 2006. Measuring the gap between FPGAs and ASICs. In Proceedings of the 2006 International Symposium on Field-Programmable Gate Arrays. ACM, New York.
10. Lu, S.-L.L., Nurvitadhi, E., Hong, J., Larsen, S., 2005. Memory subsystem performance evaluation with FPGA based emulators. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.
11. Lu, S.-L.L., Yiannacouras, P., Kassa, R., Konow, M., Suh, T., 2007. An FPGA-based Pentium in a complete desktop system. In FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays. ACM, New York, 53-59.
12. Magnusson, P. S., 2002. Simics: A full system simulation platform.IEEE Comput. 35, 2, 50-58.
13. Rosenblum, M., Herrod, S. A., Witchel, E., Gupta, A., Complete computer system simulation: The SimOS approach. IEEE Parall. Distrib. Tech.: Syst. Applic. 3, 4 (Winter), 34-43.
14. Sheldon, D., Kumar, R., Lysecky, R., Vahid, F., Tullsen, D. M., 2006. APPLICATION-SPECIFIC CUSTOMIZATION OF PARAMETERIZED FPGA SOFT-CORE PROCESSORS. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). ACM, New York.
15. WARFP. 2005. Workshop on Architecture Research using FPGA Platforms. International Symposium on High-Performance Computer Architecture (San Francisco, CA).
16. Wunderlich, R., Hoe, J. C., 2004. In-system FPGA prototyping of an itanium microarchitecture. In Proceedings of the International Conference on Computer Design (ICCD).
17. Wunderlich, R. E., Wenisch, T. F., Falsafi, B., Hoe, J. C., 2004. An evaluation of stratified sampling of microarchitecture simulations. In Proceedings of the 3rd Annual Workshop on Duplicating, Deconstructing, and Debunking (ISCA-31).
18. Yiannacouras, P., Steffan, J. G., Rose, J., 2006. Application-specific customization of soft processor microarchitecture. In FPGA '06: Proceedings of the 2006 International Symposium on Field-Programmable Gate Arrays. ACM, New York.