A wideband inductorless LNA with local feedback and noise cancelling for low-power low-voltage applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 8, 2010, Pages 1993-2005

  Wang, Hongrui ^a   Zhang, Li ^a   Yu, Zhiping ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

gm boost; inductorless; local feedback; low power; low voltage; noise cancelling; wideband low noise amplifier (LNA)

Indexed keywords

BROADBAND AMPLIFIERS; ELECTRIC INDUCTORS; FEEDBACK; FEEDBACK AMPLIFIERS; NOISE FIGURE;

GM BOOST; INDUCTORLESS; LOW POWER; LOW VOLTAGES; NOISE CANCELLING; WIDEBAND LOW-NOISE AMPLIFIER;

LOW NOISE AMPLIFIERS;

EID: 77955652844     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2042997     Document Type: Article

References (28)

1. J. Craninckx, M. Liu, D. Hauspie, V. Giannini, T. Kim, J. Lee, M. Libois, D. Debaillie, C. Soens, M. lngels, A. Baschirotto, J. Van Driessche, L. Van der Perre, and P. Vanbekbergen, "A fully reconfigurable software-defined radio transceiver in 0.13 m CMOS," in Proc. IEEE ISSCC, Feb. 11-15, 2007, pp. 346-607.
2. M. Brandolini, P. Rossi, D. Manstretta, and F. Svelto, "Toward multi-standard mobile terminals-Fully integrated receivers requirements and architectures," IEEE Trans. Microw. Theory Tech., vol.53, no.3, pt. 2, pp. 1026-1038, Mar. 2005.
3. R. Bagheri, A. Mirzaei, S. Chehrazi, M. E. Heidari, M. Lee, M. Mikhemar, W. Tang, and A. A. Abidi, "An 800-MHz-6 GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol.41, no.12, pp. 2860-2876, Dec. 2006.
4. K. Lee, I. Nam, I. Kwon, J. Gil, K. Han, S. Park, and B.-I. Seo, "The impact of semiconductor technology scaling on CMOS RF and digital circuits for wireless application," IEEE Trans. Electron Devices, vol.52, no.7, pp. 1415-1422, Jul. 2005.
5. Y.-J. E. Chen and Y.-I. Huang, "Development of integrated broadband CMOSlow-noise amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.10, pp. 2120-2127, Oct. 2007.
6. J.-H. C. Zhan and S. S. Taylor, "A 5 GHz resistive-feedback CMOS LNA for low-cost multi-standard applications," in Proc. IEEE ISSCC, Feb. 6-9, 2006, pp. 721-730.
7. J. Borremans, P. Wambacq, and D. Linten, "An ESD-protected DC-to-6 GHz 9.7 mW LNA in 90 nm digital CMOS," in Proc. IEEE ISSCC, Feb. 11-15, 2007, pp. 422-613.
8. R. Ramzan, S. Andersson, J. Dabrowski, and C. Svensson, "A 1.4 V 25 mW inductorless wideband LNA in 0.13 m CMOS," in Proc. IEEE ISSCC, Feb. 11-15, 2007, pp. 424-613.
9. W. Zhuo, S. Embabi, J. Pineda de Gyvez, and E. Sanchez-Sinencio, "Using capacitive cross-coupling technique in RF low noise amplifiers and down-conversion mixer design," in Proc. ESSCIRC, 2000, pp. 116-119.
10. X. Li and J. Allstot, "Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-m CMOS," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2609-2619, Dec. 2005.
11. S. Chehrazi, A. Mirzaei, R. Bagheri, and A. Abidi, "A 6.5 GHz wideband CMOS low noise amplifier for multi-band use," in Proc. IEEE CICC, San Jose, CA, Sep. 2005, pp. 801-804.
12. S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling," IEEE J. Solid-State Circuits, vol.43, no.6, pp. 1341-1350, Jun. 2008.
13. J. Jussila and P. Sivonen, "A 1.2-V highly linear balanced noise-cancelling LNA in 0.13-m CMOS," IEEE J. Solid-State Circuits, vol.43, no.3, pp. 579-587, Mar. 2008.
14. C. F. Liao and S. I. Liu, "A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receivers," IEEE J. Solid-State Circuits, vol.42, no.2, pp. 329-339, Feb. 2007.
15. F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Noise canceling in wideband CMOS LNAs," in Proc. IEEE ISSCC, Feb. 2002, pp. 406-407.
16. F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise cancelling," IEEE J. Solid-State Circuits, vol.39, no.2, pp. 275-282, Feb. 2004.
17. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
18. G. Niu, J. Pan, X.Wei, S.S. Taylor, and D. Sheridan, " Intermodulation linearity characteristics of CMOS transistors in a 0.13 m process," in Proc. IEEE Radio Freq. Integr. Circuits Symp. Dig., Long Beach, CA, 2005, pp. 65-68.
19. X. Wei, G. Niu, Y. Li, M. T. Yang, and S. Taylor, "Modeling and characterization of intermodulation linearity on a 90-nm RF CMOS technology," IEEE Trans. Microw. Theory Tech., vol.57, no.4, pp. 965-971, Apr. 2009.
20. I. Nam, B. Kim, and K. Lee, "CMOS RF amplifier and mixer circuits utilizing complementary characteristics of parallel combined nMOS and pMOS devices," IEEE Trans. Microw. Theory Tech., vol.53, no.5, pp. 1662-1671, May 2005.
21. P. Wambacq and W. Sansen, Distortion Analysis of Analog Integrated Circuits. Boston, MA: Kluwer, 1998.
22. W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, "A highly linear broadband CMOS LNA employing noise and distortion cancellation," IEEE J. Solid-State Circuits, vol.43, no.5, pp. 1164-1176, May 2008.
23. J. Lerdworatawee and W. Namgoong, "Wide-band CMOS cascode low-noise amplifier design based on source degeneration topology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.52, no.11, pp. 2327-2334, Nov. 2005.
24. S. B. T. Wang, A. M. Niknejad, and R. W. Brodersen, "A sub-mW 960-MHz ultra-wideband CMOS LNA," in Proc. IEEE RFIC, 2005, pp. 35-38.
25. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. NewYork:Wiley, 2001.
26. P. Mak and R. Martins, "Design of an ESD-protected ultra-wideband LNA in nanoscale CMOS for fullband mobile TV tuners," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.5, pp. 933-942, May 2009.
27. A. Liscidini, G. Martini, D. Mastantuono, and R. Castello, "Analysis and design of configurable LNAs in feedback common-gate topologies," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.55, no.8, pp. 733-737, Aug. 2008.
28. G. Banerjee, K. Soumyanath, and D. J. Allstot, "Desensitized CMOS low-noise amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.4, pp. 752-765, Apr. 2008.