Desensitized CMOS low-noise amplifiers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 3, 2008, Pages 752-765

  Banerjee, Gaurab ^a,b   Soumyanath, K ^a   Allstot, David J ^c  

^a INTEL CORPORATION   (United States)

^b QUALCOMM INC   (United States)

^c University of Washington   (United States)

Author keywords

CMOS; Desensitization; Low noise amplifier LNA); Noise; Noise figure; Noise parameters; Scaling

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC IMPEDANCE; NOISE FIGURE; OPTIMIZATION;

DESENSITIZATION; NOISE MISMATCH; NOISE RESISTANCE PARAMETER;

LOW NOISE AMPLIFIERS;

EID: 44449157204     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.916405     Document Type: Article

References (28)

1. H. Fukui, "Available power gain, noise figure, and noise measure of two-ports and their graphical representations," IEEE Trans. Circuits Syst., vol. 13, pp. 137-142, Jun. 1966.
2. H. Fukui, "Design of microwave GaAs MESFET's for broadband low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. MTT-27, no. 7, pp. 643-650, Jul. 1979.
3. n: minimization," in Proc. 11th IEEE Int. Conf. on Electron., Circuits Syst., Tel Aviv, Israel, Dec. 2004, pp. 619-622.
4. G. Banerjee, D. T. Becher, C. Hung, K. Soumyanath, and D. J. Allstot, "Measurement and modeling of noise parameters for desensitized low-noise amplifiers," in Proc. 2004 IEEE Custom Integrated Circuits Conf., Orlando, FL, Oct. 2004, pp. 387-390.
5. R. M. Fano, "Theoretical limitations on the broadband matching of arbitrary impendances," J. Franklin Inst., vol. 259, pp. 57-83, Jan. 1950.
6. G. Banerjee, K. Soumyanath, and D. J. Allstot, "Measurement and modeling errors in noise parameters of scaled-CMOS devices," IEEE Trans. Microw. Theory Tech., vol. 54, no. 6, pp. 2336-2345, Jun. 2006.
7. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
8. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 40, pp. 1397-1398, Jun. 2005.
9. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 41, pp. 2359-2359, Oct. 2006.
10. S. Asgaran, M. J. Deen, and C. H. Chen, "Analytical modeling of MOSFET channel noise and noise parameters," IEEE Trans. Electron Devices vol. 51, pp. 2109-2114, Dec. 2004.
11. A. J. Scholten, L. F. Tiemeijer, R. v. Langevelde, R. J. Havens, A. T. A. Z.-V. Duijnhoven, and V. C. Venezia, "Noise modeling for RF CMOS circuit simulation," IEEE Trans. Electron Devices, vol. 50, pp. 618-632, Mar. 2003.
12. A. Bevilacqua and A. M. Niknejad, "An ultrawide-band CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2259-2268, Dec. 2004.
13. G. Banerjee, "Desensitized CMOS low-noise amplifiers," Doctoral thesis, Dept. Elect. Eng., Univ. Washington, Seattle, 2006.
14. "BSIM 4.4.0 MOSFET Model," University of California, Berkeley, 2004.
15. A. Z. van der Ziel, Noise in Solid-State Devices and Circuits. New York: Wiley, 1986.
16. C. H. Chen and M. J. Deen, "High-frequency noise of MOSFETS - I: Modeling," Solid-State Electron., vol. 42, no. 11, pp. 2069-2081, Nov. 1998.
17. H. Haus and R. Adler, "Canonical form of linear noisy networks," IRE Trans. Circuit Theory, vol. 5, pp. 161-167, Sep. 1958.
18. H. Hillbrand and P. Russer, "An efficient method for computer aided noise analysis of linear amplifier networks," IEEE Trans. Circuits Syst., vol. CAS-23, no. 4, pp. 235-238, Apr. 1976.
19. M. E. Mokari and W. Patience, "A new method of noise parameter calculation using direct matrix analysis," IEEE Trans. Circuits Syst., vol. 39, no. 9, pp. 767-771, Sep. 1992.
20. H. T. Friis, "The noise figure of radio receivers," Proc. IRE, vol. 32, pp. 419-422, Jul. 1944.
21. G. Banerjee, R. E. Bishop, K. Soumyanath, and D. J. Allstot, "A 1.4 V/5 GHz, 90-nm system-in-a-package LNA," in Proc. 2006, IEEE Radio and Wireless Symp. Dig., San Diego, CA, Jan. 2006, pp. 35-38.
22. D. M. Pozar, Microwave Engineering. Hoboken, NJ: Wiley, 2005.
23. R. E. Lehmann and D. D. Heston, "X-band monolithic series feedback LNA," IEEE Trans. Microw. Theory Tech., vol. MTT-33, no. 12, pp. 1560-1566, Dec. 1985.
24. n circles for series-feedback amplifiers," IEEE Trans. Microw. Theory Tech., vol. 47, no. 7, pp. 973-978, Jul. 1999.
25. J.-S. Goo, H.-T. Ahn, D. J. Ladwig, Y. Zhiping, T. H. Lee, and R. W. Dutton, "A noise optimization technique for integrated low-noise amplifiers," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 994-1002, Aug. 2002.
26. B. Razavi, RF Microelectronics, 1st ed. Boston, MA: Prentice-Hall, 1997.
27. X. Guan and A. Hajimiri, "A 24-GHz CMOS front-end," IEEE J. Solid-State Circuits, vol. 39, pp. 368-373, Feb. 2004.
28. P. Leroux, J. Janssens, and M. Steyaert, "A 0.8-dB NF ESD-protected 9-mW CMOS LNA operating at 1.23 GHz," IEEE J. Solid-State Circuits vol. 37, no. 6, pp. 760-765, Jun. 2002.