Seesaw relay logic and memory circuits

Journal of Microelectromechanical Systems

Volumn 19, Issue 4, 2010, Pages 1012-1014

  Jeon, Jaeseok ^a   Pott, Vincent ^a   Kam, Hei ^a   Nathanael, Rhesa ^a   Alon, Elad ^a   King Liu, Tsu Jae ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Microelectromechanical systems; nanoelectromechanical systems; relay logic and memory circuits

Indexed keywords

BISTABLES; LOGIC FUNCTIONS; LUMPED-PARAMETER; MEMORY CELL; MEMORY CIRCUITS; MICRO ELECTRO MECHANICAL SYSTEM; NANO ELECTROMECHANICAL SYSTEMS; RELAY LOGIC; SWITCHING SPEED;

COMPOSITE MICROMECHANICS; MECHATRONICS; MEMS; MICROELECTROMECHANICAL DEVICES; NEMS;

LOGIC CIRCUITS;

EID: 77955414766     PISSN: 10577157     EISSN: None     Source Type: Journal    
DOI: 10.1109/JMEMS.2010.2049826     Document Type: Article

References (11)

1. International Technology Roadmap for Semiconductors (2007 Edition). [Online]. Available: http://www.itrs.net/Links/2007ITRS/Home2007.htm
2. K. Akarvardar, D. Elata, R. Parsa, G. C. Wan, K. Yoo, J. Provine, P. Peumans, R. T. Howe, and H.-S. P. Wong, "Design considerations for complementary nanoelectromechanical logic gates," in IEDM Tech. Dig., 2007, pp. 299-302.
3. F. Chen, H. Kam, D. Markovic, T.-J. King Liu, V. Stojanovic, and E. Alon, "Integrated circuit design with NEM relays," in IEEE/ACM Int. Conf. Comput.-Aided Design Tech. Dig., 2008, pp. 750-757.
4. R. Nathanael, V. Pott, H. Kam, J. Jeon, and T.-J. King Liu, "4-terminal relay technology for complementary logic," in IEDM Tech. Dig., 2009, pp. 223-226.
5. H. Kam, V. Pott, R. Nathanael, J. Jeon, E. Alon, and T.-J. King Liu, "Design and reliability of a micro-relay technology for zero-standby-power digital logic applications," in IEDM Tech. Dig., 2009, pp. 809-812.
6. F. Chen, M. Spencer, R. Nathanael, C. Wang, H. Fariborzi, A. Gupta, H. Kam, V. Pott, J. Jeon, T.-J. King Liu, D. Markovic, V. Stojanovic, and E. Alon, "Demonstration of integrated micro-electro-mechanical (MEM) switch circuits for VLSI applications," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 2010, pp. 150-151.
7. A. Hirata, K. Machida, H. Kyuragi, and M. Maeda, "A electrostatic micro-mechanical switch for logic operation in multichip modules on Si," Sens. Actuators A, Phys., vol.80, no.2, pp. 119-125, Mar. 2000.
8. C.-Y. Tsai, W.-T. Kuo, C.-B. Lin, and T.-L. Chen, "Design and fabrication of MEMS logic gates," J. Micromech. Microeng., vol.18, no.4, pp. 045 001.1-045 001.10, Feb. 2008.
9. J. Jeon, V. Pott, H. Kam, R. Nathanael, E. Alon, and T.-J. King Liu, "Perfectly complementary relay design for digital logic applications," IEEE Electron Device Lett., vol.31, no.4, pp. 371-373, Apr. 2010.
10. G. C. Wetsel, Jr. and K. J. Strozewski, "Dynamic model of microscale electromechanical spatial light modulator," J. Appl. Phys., vol.73, no.11, pp. 7120-7124, 1993.
11. K. S. Lebouitz, A. Mazaheri, R. T. Howe, and A. P. Pisano, "Vacuum encapsulation of resonant devices using permeable polysilicon," in 12th IEEE Int. Conf. Micro Electro Mech. Syst. Tech. Dig., 1999, pp. 470-475.