메뉴 건너뛰기




Volumn , Issue , 2009, Pages

Design and reliability of a micro-relay technology for zero-standby-power digital logic applications

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; ANSYS SIMULATION; CMOS COMPATIBLE; CMOS DEVICES; CMOS TECHNOLOGY; DESIGN TECHNIQUE; DIGITAL LOGIC APPLICATIONS; ENERGY SAVING; MICRO-ELECTRO-MECHANICAL; MICRO-RELAY; ON-STATE RESISTANCE; RELAY OPERATIONS; SUPPLY VOLTAGES; SURFACE ADHESION; SWITCHING BEHAVIORS; SWITCHING CYCLES; TEMPERATURE RANGE; ULTRA-LOW POWER;

EID: 77952415045     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2009.5424218     Document Type: Conference Paper
Times cited : (84)

References (19)
  • 12
    • 77952414387 scopus 로고    scopus 로고
    • Ph.D. Thesis, UC Berkeley
    • C. W. Low, Ph.D. Thesis, UC Berkeley, 2007
    • (2007)
    • Low, C.W.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.