-
1
-
-
34249789887
-
IPP@HDL: Efficient intellectual property protection scheme for IP cores
-
May
-
E. Castillo, U. Meyer-Baese, A. Garcia, L. Parilla, and A. Lloris, "IPP@HDL: Efficient intellectual property protection scheme for IP cores," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 5, pp. 578-590, May 2007.
-
(2007)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
, vol.15
, Issue.5
, pp. 578-590
-
-
Castillo, E.1
Meyer-Baese, U.2
Garcia, A.3
Parilla, L.4
Lloris, A.5
-
2
-
-
0035472848
-
Constraint-based watermarking techniques for design IP protection
-
Oct.
-
A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Constraint-based watermarking techniques for design IP protection," IEEE Trans. Comput.- Aided Design Integr. Circuits Syst., vol. 20, no. 10, pp. 1236-1252, Oct. 2001.
-
(2001)
IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.
, vol.20
, Issue.10
, pp. 1236-1252
-
-
Kahng, A.B.1
Lach, J.2
Mangione-Smith, W.H.3
Mantik, S.4
Markov, I.L.5
Potkonjak, M.6
Tucker, P.7
Wang, H.8
Wolfe, G.9
-
4
-
-
57849162166
-
Protecting and exploiting intellectual property in electronics
-
[Online]. Available
-
D. C. Musker, "Protecting and exploiting intellectual property in electronics," in Proc. IBC Conf., 1998. [Online]. Available: http://www.jenkins.eu/articles/reverse-engineering.asp
-
(1998)
Proc. IBC Conf.
-
-
Musker, D.C.1
-
5
-
-
29144444415
-
Hardware assisted control flow obfuscation for embedded processors
-
X. Zhuang, T. Z. Hsien-Hsin, S. Lee, and S. Pande, "Hardware assisted control flow obfuscation for embedded processors," in Proc. Int. Conf. Compilers, Archit., Synth. Embedded Syst., 2004, pp. 292-302.
-
(2004)
Proc. Int. Conf. Compilers, Archit., Synth. Embedded Syst.
, pp. 292-302
-
-
Zhuang, X.1
Hsien-Hsin, T.Z.2
Lee, S.3
Pande, S.4
-
9
-
-
70349736810
-
-
[Online]. Available
-
Xilinx IP Evaluation. [Online]. Available: http://www.xilinx.com/ ipcenter/ipevaluation/index.htm
-
Xilinx IP Evaluation
-
-
-
11
-
-
49749144533
-
Remote activation of ICs for piracy prevention and digital right management
-
Y. Alkabani, F. Koushanfar, and M. Potkonjak, "Remote activation of ICs for piracy prevention and digital right management," in Proc. Int. Conf. CAD, 2007, pp. 674-677.
-
(2007)
Proc. Int. Conf. CAD
, pp. 674-677
-
-
Alkabani, Y.1
Koushanfar, F.2
Potkonjak, M.3
-
12
-
-
49749134668
-
EPIC: Ending piracy of integrated circuits
-
J. A. Roy, F. Koushanfar, and I. L. Markov, "EPIC: Ending piracy of integrated circuits," in Proc. Des. Autom. Test Eur., 2008, pp. 1069-1074.
-
(2008)
Proc. Des. Autom. Test Eur.
, pp. 1069-1074
-
-
Roy, J.A.1
Koushanfar, F.2
Markov, I.L.3
-
13
-
-
77955188491
-
-
[Online]. Available
-
Designware USB Solutions. [Online]. Available: http://www.synopsys.com/ products/designware/usb-solutions.html
-
Designware USB Solutions
-
-
-
14
-
-
57849152428
-
Hardware protection and authentication through netlist level obfuscation
-
R. S. Chakraborty and S. Bhunia, "Hardware protection and authentication through netlist level obfuscation," in Proc. Int. Conf. CAD, 2008, pp. 674-677.
-
(2008)
Proc. Int. Conf. CAD
, pp. 674-677
-
-
Chakraborty, R.S.1
Bhunia, S.2
-
15
-
-
21244465901
-
Formal verification of timed systems: A survey and perspective
-
Aug.
-
F. Wang, "Formal verification of timed systems: A survey and perspective," Proc. IEEE, vol. 92, no. 8, pp. 1283-1305, Aug. 2004.
-
(2004)
Proc. IEEE
, vol.92
, Issue.8
, pp. 1283-1305
-
-
Wang, F.1
-
17
-
-
84884389027
-
-
[Online]. Available
-
The ISCAS-89 Benchmark Circuits. [Online]. Available: http://www.pld.ttu.ee/~maksim/benchmarks/iscas89/verilog/
-
The ISCAS-89 Benchmark Circuits
-
-
-
20
-
-
0032316912
-
Undetectable fault removal of sequential circuits based on unreachable states
-
H. Yotsuyanagi and K. Kinoshita, "Undetectable fault removal of sequential circuits based on unreachable states," in Proc. VLSI Test Symp., 1998, pp. 176-181.
-
(1998)
Proc. VLSI Test Symp.
, pp. 176-181
-
-
Yotsuyanagi, H.1
Kinoshita, K.2
|