Application specific processors for the autoregressive signal analysis

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6067 LNCS, Issue PART 1, 2010, Pages 80-86

  Sergiyenko, Anatolij ^a   Maslennikow, Oleg ^b   Ratuszniak, Piotr ^b   Maslennikowa, Natalia ^b   Tomas, Adam ^c  

^a NATIONAL TECHNICAL UNIVERSITY OF UKRAINE   (Ukraine)

^b KOSZALIN UNIVERSITY OF TECHNOLOGY   (Poland)

^c CZESTOCHOWA UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE LATTICE FILTER; APPLICATION SPECIFIC PROCESSORS; AUTO-REGRESSIVE; AUTOREGRESSIVE SIGNALS; FLOATING-POINT CALCULATIONS; NEW OPPORTUNITIES; RATIONAL FRACTION; REAL TIME SIGNAL; SAMPLING FREQUENCIES; WIRELESS COMMUNICATIONS;

ADAPTIVE FILTERING; ADAPTIVE FILTERS; CALCULATIONS; SIGNAL ANALYSIS; ULTRASONIC DEVICES; WIRELESS TELECOMMUNICATION SYSTEMS;

SIGNAL RECEIVERS;

EID: 77955123303     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-14390-8_9     Document Type: Conference Paper

References (10)

1. Brent, R.P.: Old and new algorithms for Toeplitz systems. In: Proc. SPIE. Advanced Algorithms and Architectures for Signal Processing III, vol.975. SPIE, Bellingham (1989)
2. Bojanchuk, A.W., Brent, R.P., de Hoog, F.R.: Linearly Connected Arrays for Toeplitz Least-Squares Problems. J. of Parallel and Distributed Computing 9, 261-270 (1990)
3. Sergyienko, A., Maslennikow, O.: Implementation of Givens QR Decomposition inFPGA. In: Wyrzykowski, R., Dongarra, J., Paprzycki, M., Wásniewski, J. (eds.) PPAM 2001. LNCS, vol.2328, pp. 453-459. Springer, Heidelberg (2002)
4. Sergyienko, A., Maslennikow, O., Lepekha, V.: FPGA Implementation of the Conjugate Gradient Method. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Wásniewski, J. (eds.) PPAM 2005. LNCS, vol.3911, pp. 526-533. Springer, Heidelberg (2006)
5. Karlstr̈om, P., Ehliar, A., Liu, D.: High performance, low latency FPGA based floating point adder and multiplier units in a Virtex4. In: 24th IEEE Norchip Conf., Link̈oping, Sweden, November 20-21, pp. 31-34 (2006)
6. Widrow, B., Stearns, S.D.: Adaptive Signal Processing. Prentice-Hall, Englewod Clifs (1985)
7. Pohl, Z., Matouek, R., Kadlec, J., Tich́y, M., Ĺcko, M.: Lattice adaptive filter implementation for FPGA. In: Proc. 2003 ACM/SIGDA 11th Int. Symp., Monterey, California, USA, pp. 246-250 (2003)
8. Hwang, Y.T., Han, J.C.: A novel FPGA design of a high throughput rate adaptive prediction error filter. In: 1st IEEE Asia Pacific Conf. on ASICs, AP-ASIC 1999, pp. 202-205 (1999)
9. Lin, A.Y., Gugel, K.S.: Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks. In: 3rd IEEE IWSOC 2003, pp. 157- 160 (2003)
10. Candy, F.V.: Model-Based Signal Processing, p. 677. Wiley, Hoboken (2006)