FPGA implementation of the conjugate gradient method

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3911 LNCS, Issue , 2006, Pages 526-533

  Maslennikow, Oleg ^a   Lepekha, Volodymyr ^b   Sergyienko, Anatoli ^b  

^a KOSZALIN UNIVERSITY OF TECHNOLOGY   (Poland)

^b NATIONAL TECHNICAL UNIVERSITY OF UKRAINE   (Ukraine)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; GRADIENT METHODS; INTEGER PROGRAMMING; LINEAR EQUATIONS; MATRIX ALGEBRA; PROBLEM SOLVING; THEOREM PROVING;

ALGEBRAIC PROBLEMS; BAND MATRICES; HARDWARE ARITHMETIC UNIT; INTEGER NUMERATOR;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33745776481     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11752578_63     Document Type: Conference Paper

References (8)

1. Underwood, K.D., Hemmert, K.S.: Closing the Gap: CPU and FPGA Trends in sustained Floating Point BLAS Performance. Proc. IEEE Symp. Field Programmable Custom Computing Machines, FCCM-2004, (2004).
2. Dou, Y., Vassiliadis, S., Kuzmanov, G.K, Gaydadjiev, G.N.:64-bit Floating point FPGA Matrix Multiplication. ACM/SIGDA 13-th Int. Symp. on Field Programmable Gate Arrays, Feb., 2005, FPGA-2005, (2005), 86-95.
3. Sergyienko, A., Maslennikow, O.: Implementation of Givens QR Decomposition in FPGA. Springer, LNCS, Vol.2328, (2002), 453-459.
4. Golub, G.G., Van Loan, C.F.: Matrix Computations. J.Hopkins Univ. Press. 2-d Ed. (1989), 642p.
5. Maslennikow,O., Shevtshenko,Ju., Sergyienko, A.: Configurable Microprocessor Array for DSP applications. Springer. LNCS, Vol. 3019, (2004), 36-41.
6. Hintchin A.Y. Chained Fractions.: Moscow, Nauka, 3-d Ed., (1978), 112p, (in Russian).
7. Irvin M.J., Smith D.R. A rational arithmetic processor.: Proc. 5-th Symp. Comput. Arithmetic, (1981), 241-244.
8. Holmes W.N. Composite Arithmetic: Proposal for a new Standard. Computer: March, N3, (1997), 65-72.