-
1
-
-
0031096505
-
Near Shannon limit performance of low density parity check codes
-
Mar.
-
D. MacKay and R. Neal, "Near Shannon limit performance of low density parity check codes," Electronics Letters, vol.33, no.6, pp. 457-458, Mar. 1997.
-
(1997)
Electronics Letters
, vol.33
, Issue.6
, pp. 457-458
-
-
MacKay, D.1
Neal, R.2
-
2
-
-
0035246307
-
The capacity of low-density paritycheck codes under message-passing decoding
-
Feb.
-
T. Richardson and R. Urbanke, "The capacity of low-density paritycheck codes under message-passing decoding," IEEE Trans. Inform. Theory, vol.47, no.2, pp. 599-618, Feb. 2001.
-
(2001)
IEEE Trans. Inform. Theory
, vol.47
, Issue.2
, pp. 599-618
-
-
Richardson, T.1
Urbanke, R.2
-
3
-
-
3042557284
-
-
ETSI EN Std. 302 307 (v1.1.2), Jun., Rev. 1.1.1
-
Digital Video Broadcasting (DVB); Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications, ETSI EN Std. 302 307 (v1.1.2), Jun. 2006, Rev. 1.1.1.
-
(2006)
Digital Video Broadcasting (DVB); Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications
-
-
-
7
-
-
56649083974
-
-
Digital Video Broadcasting Project, Tech. Rep. SB 1644r1, Apr.
-
"DVB-T2 call for technologies," Digital Video Broadcasting Project, Tech. Rep. SB 1644r1, Apr. 2007.
-
(2007)
DVB-T2 Call for Technologies
-
-
-
9
-
-
33644644274
-
Signal mappings of 8-ary constellations for bit interleaved coded modulation with iterative decoding
-
Mar.
-
N. H. Tran and H. H. Nguyen, "Signal mappings of 8-ary constellations for bit interleaved coded modulation with iterative decoding," IEEE Trans. Broadcast., vol.52, no.1, pp. 92-99, Mar. 2006.
-
(2006)
IEEE Trans. Broadcast.
, vol.52
, Issue.1
, pp. 92-99
-
-
Tran, N.H.1
Nguyen, H.H.2
-
10
-
-
40349091556
-
Combine LDPC codes over GF(q) with q-ary modulations for bandwidth efficient transmission
-
Mar.
-
B. Rong, T. Jiang, X. Li, and M. R. Soleymani, "Combine LDPC codes over GF(q) with q-ary modulations for bandwidth efficient transmission," IEEE Trans. Broadcast., vol.54, no.1, pp. 78-84, Mar. 2008.
-
(2008)
IEEE Trans. Broadcast.
, vol.54
, Issue.1
, pp. 78-84
-
-
Rong, B.1
Jiang, T.2
Li, X.3
Soleymani, M.R.4
-
11
-
-
40349096495
-
DVB-S2 LDPC decoding using robust check node update approximations
-
Mar.
-
S. Papaharalabos, M. Papaleo, P. T. Mathiopoulos, M. Neri, A. Vanelli- Coralli, and G. E. Corazza, "DVB-S2 LDPC decoding using robust check node update approximations," IEEE Trans. Broadcast., vol.54, no.1, pp. 120-126, Mar. 2008.
-
(2008)
IEEE Trans. Broadcast.
, vol.54
, Issue.1
, pp. 120-126
-
-
Papaharalabos, S.1
Papaleo, M.2
Mathiopoulos, P.T.3
Neri, M.4
Vanelli-Coralli, A.5
Corazza, G.E.6
-
12
-
-
12544256558
-
Bit-reliability mapping in LDPC-coded modulation systems
-
Jan.
-
Y. Li and W. Ryan, "Bit-reliability mapping in LDPC-coded modulation systems," IEEE Commun. Lett., vol.9, no.1, pp. 1-3, Jan. 2005.
-
(2005)
IEEE Commun. Lett.
, vol.9
, Issue.1
, pp. 1-3
-
-
Li, Y.1
Ryan, W.2
-
13
-
-
84925405668
-
Low-density parity-check codes
-
Jan.
-
R. G. Gallager, "Low-density parity-check codes," IRE Trans. Inform. Theory, vol.IT-8, pp. 21-28, Jan. 1962.
-
(1962)
IRE Trans. Inform. Theory
, vol.IT-8
, pp. 21-28
-
-
Gallager, R.G.1
-
14
-
-
0032001728
-
Turbo decoding as an instance of Pearl's "belief propagation" algorithm
-
Feb.
-
R. J. McEliece, D. J. C. MacKay, and J.-F. Cheng, "Turbo decoding as an instance of Pearl's "belief propagation" algorithm," IEEE J. Select. Areas Commun., vol. 16, no. 2, pp. 140-152, Feb. 1998.
-
(1998)
IEEE J. Select. Areas Commun.
, vol.16
, Issue.2
, pp. 140-152
-
-
McEliece, R.J.1
MacKay, D.J.C.2
Cheng, J.-F.3
-
15
-
-
0002736456
-
The turbo code standard for DVB-RCS
-
Brest, France, Sep.
-
C. Douillard, M. Jézéquel, C. Berrou, N. Brengarth, J. Tousch, and N. Pham, "The turbo code standard for DVB-RCS," in Proc. Second International Symposium on Turbo Codes, Brest, France, Sep. 2000, pp. 535-538.
-
(2000)
Proc. Second International Symposium on Turbo Codes
, pp. 535-538
-
-
Douillard, C.1
Jézéquel, M.2
Berrou, C.3
Brengarth, N.4
Tousch, J.5
Pham, N.6
-
16
-
-
34548829144
-
Block- LDPC codes vs duo-binary turbo-codes for European next generation wireless systems
-
Montréal, Canada, Sep.
-
T. Lestable, E. Zimmerman, M.-H. Hamon, and S. Stiglmayr, "Block- LDPC codes vs duo-binary turbo-codes for European next generation wireless systems," in Proc. IEEE VTC-2006 Fall, Montréal, Canada, Sep. 2006, pp. 1-5.
-
(2006)
Proc. IEEE VTC-2006 Fall
, pp. 1-5
-
-
Lestable, T.1
Zimmerman, E.2
Hamon, M.-H.3
Stiglmayr, S.4
-
18
-
-
0035681297
-
Progressive edge-growth Tanner graphs
-
San Antonio, TX, Nov.
-
X. Y. Hu and E. Eleftheriou, "Progressive edge-growth Tanner graphs," in Proc. IEEE Global Telecommunications Conference (GLOBECOM'01), San Antonio, TX, Nov. 2001, vol.2, pp. 995-1001.
-
(2001)
Proc. IEEE Global Telecommunications Conference (GLOBECOM'01)
, vol.2
, pp. 995-1001
-
-
Hu, X.Y.1
Eleftheriou, E.2
-
19
-
-
51649105649
-
Cryptanalysis of a new instance of McEliece cryptosystem based on QC-LDPC codes
-
Nice, France, Jun.
-
M. Baldi and F. Chiaraluce, "Cryptanalysis of a new instance of McEliece cryptosystem based on QC-LDPC codes," in Proc. IEEE ISIT 2007, Nice, France, Jun. 2007, pp. 2591-2595.
-
(2007)
Proc. IEEE ISIT 2007
, pp. 2591-2595
-
-
Baldi, M.1
Chiaraluce, F.2
-
20
-
-
0033882386
-
Decoding low density parity check codes with finite quantization bits
-
Feb.
-
L. Ping and W. Leung, "Decoding low density parity check codes with finite quantization bits," IEEE Commun. Lett., vol.4, no.2, pp. 62-64, Feb. 2000.
-
(2000)
IEEE Commun. Lett.
, vol.4
, Issue.2
, pp. 62-64
-
-
Ping, L.1
Leung, W.2
-
21
-
-
84888027132
-
On finite precision implementation of low density parity check codes decoder
-
Sydney,NSW,May
-
T. Zhang, Z. Wang, and K. Parhi, "On finite precision implementation of low density parity check codes decoder," in IEEE International Symposium on Circuits and Systems ISCAS 2001, Sydney,NSW,May 2001, vol.4, pp. 202-205.
-
(2001)
IEEE International Symposium on Circuits and Systems ISCAS 2001
, vol.4
, pp. 202-205
-
-
Zhang, T.1
Wang, Z.2
Parhi, K.3
-
22
-
-
17944400187
-
Efficient implementations of the sum-product algorithm for decoding LDPC codes
-
San Antonio, TX, Nov.
-
X.-Y. Hu, E. Eleftheriou, D.-M. Arnold, and A. Dholakia, "Efficient implementations of the sum-product algorithm for decoding LDPC codes," in Proc. IEEE Global Telecommunications Conference (GLOBECOM'01), San Antonio, TX, Nov. 2001, vol.2, pp. 1036E-1036E.
-
(2001)
Proc. IEEE Global Telecommunications Conference (GLOBECOM'01)
, vol.2
-
-
Hu, X.-Y.1
Eleftheriou, E.2
Arnold, D.-M.3
Dholakia, A.4
-
23
-
-
4544354776
-
Computational complexity and quantization effects of decoding algorithms for non-binary LDPC codes
-
Montreal, Canada, May
-
H. Wymeersch, H. Steendam, and M. Moeneclaey, "Computational complexity and quantization effects of decoding algorithms for non-binary LDPC codes," in Proc. IEEE Int. Conf. on Acoustic, Speech and Signal Processing, ICASSP 2004,Montreal, Canada, May 2004, vol.4, pp. 669-672.
-
(2004)
Proc. IEEE Int. Conf. on Acoustic, Speech and Signal Processing, ICASSP 2004
, vol.4
, pp. 669-672
-
-
Wymeersch, H.1
Steendam, H.2
Moeneclaey, M.3
-
24
-
-
0036292755
-
Parallel VLSI architectures for a class of LDPC codes
-
Scottsdale, AZ, May
-
S. Kim, G. Sobelman, and J. Moon, "Parallel VLSI architectures for a class of LDPC codes," in Proc. IEEE ISCAS 2002, Scottsdale, AZ, May 2002, vol.2, pp. II-93-II-96.
-
(2002)
Proc. IEEE ISCAS 2002
, vol.2
-
-
Kim, S.1
Sobelman, G.2
Moon, J.3
-
25
-
-
33750591782
-
Degree-matched check node decoding for regular and irregular LDPCs
-
Oct.
-
S. L. Howard, C. Schlegel, and V. C. Gaudet, "Degree-matched check node decoding for regular and irregular LDPCs," IEEE Trans. Circuits Syst. II, vol.53, no.10, pp. 1054-1058, Oct. 2006.
-
(2006)
IEEE Trans. Circuits Syst. II
, vol.53
, Issue.10
, pp. 1054-1058
-
-
Howard, S.L.1
Schlegel, C.2
Gaudet, V.C.3
-
26
-
-
33645807178
-
Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder
-
Apr.
-
L. Yang, H. Liu, and C.-J. Richard Shi, "Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder," IEEE Trans. Circuits Syst. I, vol.53, no.4, pp. 892-904, Apr. 2006.
-
(2006)
IEEE Trans. Circuits Syst. I
, vol.53
, Issue.4
, pp. 892-904
-
-
Yang, L.1
Liu, H.2
Richard Shi, C.-J.3
-
27
-
-
34548822993
-
Performance of quantized min-sum decoding algorithms for irregular LDPC codes
-
New Orleans, LA, May
-
D. Oh and K. K. Parhi, "Performance of quantized min-sum decoding algorithms for irregular LDPC codes," in Proc. IEEE ISCAS 2007, New Orleans, LA, May 2007, pp. 2758-2761.
-
(2007)
Proc. IEEE ISCAS 2007
, pp. 2758-2761
-
-
Oh, D.1
Parhi, K.K.2
-
28
-
-
34548853171
-
Efficient message passing architecture for high throughput LDPC decoder
-
4252785, 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007
-
Z. Cui and Z. Wang, "Efficient message passing architecture for high throughput LDPC decoder," in Proc. IEEE ISCAS 2007, New Orleans, LA, May 2007, pp. 917-920. (Pubitemid 47448655)
-
(2007)
Proceedings - IEEE International Symposium on Circuits and Systems
, pp. 917-920
-
-
Cui, Z.1
Wang, Z.2
-
29
-
-
4143067858
-
Finite precision implementation of LDPC coded M-ary modulation over wireless channels
-
Nov.
-
M. Shen, H. Niu, H. Liu, and J. Ritcey, "Finite precision implementation of LDPC coded M-ary modulation over wireless channels," in Proc. Asilomar Conference on Signals, Systems and Computers, Nov. 2003, vol.1, pp. 114-118.
-
(2003)
Proc. Asilomar Conference on Signals, Systems and Computers
, vol.1
, pp. 114-118
-
-
Shen, M.1
Niu, H.2
Liu, H.3
Ritcey, J.4
-
30
-
-
33847717410
-
A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA
-
Kos, Greece, May
-
Z. Cui and Z. Wang, "A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA," in Proc. IEEE ISCAS 2006, Kos, Greece, May 2006, pp. 5095-5098.
-
(2006)
Proc. IEEE ISCAS 2006
, pp. 5095-5098
-
-
Cui, Z.1
Wang, Z.2
-
31
-
-
27644590963
-
Soft-bit decoding of regular low-density parity-check codes
-
Oct.
-
S. Howard, V. Gaudet, and C. Schlegel, "Soft-bit decoding of regular low-density parity-check codes," IEEE Trans. Circuits Syst. II, vol.52, no.10, pp. 646-650, Oct. 2005.
-
(2005)
IEEE Trans. Circuits Syst. II
, vol.52
, Issue.10
, pp. 646-650
-
-
Howard, S.1
Gaudet, V.2
Schlegel, C.3
-
32
-
-
0030110651
-
Iterative decoding of binary block and convolutional codes
-
Mar.
-
J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes," IEEE Trans. Inform. Theory, vol.42, no.2, pp. 429-445, Mar. 1996.
-
(1996)
IEEE Trans. Inform. Theory
, vol.42
, Issue.2
, pp. 429-445
-
-
Hagenauer, J.1
Offer, E.2
Papke, L.3
-
33
-
-
0003476270
-
-
Second ed. Upper Saddle River, NJ, USA: Prentice-Hall, Inc.
-
S. Lin and D. J. Costello, Error Control Coding, Second ed. Upper Saddle River, NJ, USA: Prentice-Hall, Inc., 2004.
-
(2004)
Error Control Coding
-
-
Lin, S.1
Costello, D.J.2
-
34
-
-
0033099611
-
Good error correcting codes based on very sparse matrices
-
Mar.
-
D. J. C. MacKay, "Good error correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol.45, no.2, pp. 399-432, Mar. 1999.
-
(1999)
IEEE Trans. Inform. Theory
, vol.45
, Issue.2
, pp. 399-432
-
-
MacKay, D.J.C.1
-
35
-
-
0003393313
-
-
Master's thesis, , Carleton University, Ottawa, Canada
-
A. Hunt, "Hyper-Codes: High-Performance Low-Complexity Error-Correcting Codes," Master's thesis, , Carleton University, Ottawa, Canada, 1998.
-
(1998)
Hyper-Codes: High-Performance Low-Complexity Error-Correcting Codes
-
-
Hunt, A.1
-
37
-
-
34548041544
-
-
Apr., Siemens, Cassina de' Pecchi, Italy
-
Private Communication. Apr. 2006, Siemens, Cassina de' Pecchi, Italy.
-
(2006)
Private Communication
-
-
-
38
-
-
0029490130
-
Performance of block turbo coded 16-QAM and 64-QAM modulations
-
Singapore Nov.
-
R. Pyndiah, A. Picart, and A. Glavieux, "Performance of block turbo coded 16-QAM and 64-QAM modulations," in Proc. IEEE Global Telecommunications Conference (GLOBECOM'95), Singapore, Nov. 1995, vol.2, pp. 1039-1043.
-
(1995)
Proc. IEEE Global Telecommunications Conference (GLOBECOM'95)
, vol.2
, pp. 1039-1043
-
-
Pyndiah, R.1
Picart, A.2
Glavieux, A.3
-
39
-
-
0036279471
-
Simplified soft-output demapper for binary interleaved COFDM with application to HIPERLAN/2
-
New York, May
-
F. Tosato and P. Bisaglia, "Simplified soft-output demapper for binary interleaved COFDM with application to HIPERLAN/2," in Proc. IEEE ICC 2002, New York, May 2002, vol.2, pp. 664-668.
-
(2002)
Proc. IEEE ICC 2002
, vol.2
, pp. 664-668
-
-
Tosato, F.1
Bisaglia, P.2
|