Parameter extraction and optimal design of spiral inductor using evolution strategy and sensitivity

IEEE Transactions on Magnetics

Volumn 46, Issue 8, 2010, Pages 2831-2834

  Ko, Jae Hyeong ^a   Kim, Koon Tae ^a   Byun, Jin Kyu ^b   Kim, Hyeong Seok ^a  

^a Chung Ang University   (South Korea)

^b Soongsil University   (South Korea)

Author keywords

Evolution strategy; optimal design; Q factor; sensitivity analysis; spiral inductor

Indexed keywords

DESIGN; LOW NOISE AMPLIFIERS; NOISE FIGURE; OPTIMAL SYSTEMS; OPTIMIZATION; Q FACTOR MEASUREMENT; SENSITIVITY ANALYSIS; SUBSTRATES;

ADJOINT VARIABLE METHODS; DETERMINISTIC OPTIMIZATION METHOD; EVOLUTION STRATEGIES; NOISE FIGURE CHARACTERISTICS; OPTIMAL DESIGN; Q-FACTORS; SPIRAL INDUCTOR; TAIWAN SEMICONDUCTOR MANUFACTURING COMPANIES;

ELECTRIC INDUCTORS;

EID: 77954844306     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2010.2045114     Document Type: Article

References (8)

1. R. Svitek, A. S. Klein, M. Clifford, and S. Raman, "Development of scalable models for patterned-ground-shield inductors in SiGe BiCMOS technology," in Proc. Silicon Monolithic Integrated Circuits RF Syst., 2004, Sep. 2004, pp. 211-214.
2. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE J. Solid-State Circuits, vol.33, no.5, pp. 743-752, May 1998.
3. J. Shi, W. Y. Yin, K. Kang, J. F. Mao, and L. W. Li, " Frequencythermal characterization of on-chip transformers with patterned ground shields," IEEE Trans. Microw. Theory Tech., vol.55, no.1, pp. 1-12, Jan. 2007.
4. S. D. Muller, N. N. Schraudolph, and P. D. Koumoutsakos, "Step size adaptation in evolution strategies using reinforcement learning," in Proc. Congr. Evol. Comput., May 2002, vol.1, pp. 151-156.
5. T. Back, Evolutionary Algorithms in Theory and Practice. Oxford, U.K.: Oxford Univ. Press, 1996.
6. N. K. Nikolova, X. Zhu, Y. Song, A. Hasib, and M. H. Bakr, " S-parameter sensitivities for electromagnetic optimization based on volume field solutions," IEEE Trans. Microw. Theory Tech., vol.57, no.6, pp. 1526-1538, Jun. 2009.
7. P. Andreani, "Noise optimization of an inductively degenerated CMOS low noise amplifier," IEEE Trans. Circuits Syst., vol.48, pp. 835-841, Sep. 2001.
8. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol.32, no.5, pp. 745-759, May 1997.