Locating cache performance bottlenecks using data profiling

EuroSys'10 - Proceedings of the EuroSys 2010 Conference

Volumn , Issue , 2010, Pages 335-348

  Pesterev, Aleksey ^a   Zeldovich, Nickolai ^a   Morris, Robert T ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

cache misses; data profiling; debug registers; statistical profiling

Indexed keywords

CACHE MISS; CACHE PERFORMANCE; DATA CACHES; DATA FLOW GRAPHS; DATA PROFILES; DATA PROFILING; DATA TYPE; DEBUG REGISTERS; PROFILING TOOLS; THROUGHPUT IMPROVEMENT;

COMPUTER OPERATING SYSTEMS; COSTS; DATA FLOW ANALYSIS; DATA STRUCTURES; LOCATION;

BUFFER STORAGE;

EID: 77954609553     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1755913.1755947     Document Type: Conference Paper

References (24)

1. Apache HTTP Server, January 2010. http://httpd.apache.org/.
2. Memcached, January 2010. http://memcached.org/.
3. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. DBMSs on a modern processor: where does time go? In Proceedings of the 25th International Conference on Very Large Data Bases, Edinburgh, Scotland, September 1999.
4. J. M. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. A. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl. Continuous profiling: where have all the cycles gone? ACM Trans. Comput. Syst., 15(4):357-390, 1997.
5. T. E. Anderson and E. D. Lazowska. Quartz: A tool for tuning parallel program performance. SIGMETRICS Perform. Eval. Rev., 18(1):115-125, 1990.
6. S. Boyd-Wickizer, H. Chen, R. Chen, Y. Mao, F. Kaashoek, R. Morris, A. Pesterev, L. Stein, M. Wu, Y. Dai, Y. Zhang, and Z. Zhang. Corey: An operating system for many cores. In Proceedings of the 8th, San Diego, CA, December 2008.
7. S. Boyd-Wickizer, R. Morris, and M. F. Kaashoek. Reinventing scheduling for multicore systems. In Proceedings of the 12th Workshop on Hot Topics in Operating Systems, Monte Verita, Switzerland, May 2009.
8. J. Chapin, A. Herrod, M. Rosenblum, and A. Gupta. Memory system performance of UNIX on CC-NUMA multiprocessors. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Ottawa, Ontario, May 1995.
9. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture, Research Triangle Park, NC, December 1997.
10. M. Dobrescu, N. Egi, K. Argyraki, B.-G. Chun, K. Fall, G. Iannaccone, A. Knies, M. Manesh, and S. Ratnasamy. RouteBricks: Exploiting parallelism to scale software routers. In Proceedings of the 22nd ACM Symposium on Operating Systems Principles, Big Sky, MT, October 2009.
11. P. J. Drongowski. Instruction-based sampling: A new performance analysis technique for AMD family 10h processors, November 2007. http://developer.amd. com/assets/AMD IBS paper EN.pdf.
12. S. L. Graham, P. B. Kessler, and M. K. Mckusick. Gprof: A call graph execution profiler. In Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction, pages 120-126, Boston, MA, 1982.
13. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 3rd edition, 2002.
14. Intel. Intel 64 and IA-32 Architectures Developer's Manual, November 2008.
15. Intel. PTU, January 2010. http://software.intel.com/en-us/articles/intel- performance-tuning-utility/.
16. Intel. VTune, January 2010. http://software.intel.com/en-us/intel-vtune/.
17. A. R. Lebeck and D. A. Wood. Cache profiling and the SPEC benchmarks: A case study. IEEE Computer, 27:15-26, 1994.
18. R. Lee, X. Ding, F. Cheng, Q. Lu, and X. Zhang. MCCDB: Minimizing cache conflicts in multi-core processors for databases. In Proceedings of the 35th International Conference on Very Large Data Bases, Lyon, France, August 2009.
19. J. Levon et al. Oprofile, January 2010. http://oprofile.sourceforge.net/.
20. M. Martonosi, A. Gupta, and T. Anderson. Memspy: Analyzing memory system bottlenecks in programs. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 1-12, 1992.
21. M. Martonosi, D. Ofelt, and M. Heinrich. Integrating performance monitoring and communication in parallel computers. SIGMETRICS Perform. Eval. Rev., 24(1):138-147, 1996.
22. N. Nethercote and J. Seward. Valgrind: A framework for heavyweight dynamic binary instrumentation. In Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 89-100, San Diego, CA, June 2007.
23. N. Nethercote, R. Walsh, and J. Fitzhardinge. Building workload characterization tools with valgrind. Invited tutorial, IEEE International Symposium on Workload Characterization, October 2006. http://valgrind.org/docs/ iiswc2006.pdf.
24. J. Tao and W. Karl. Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities. In Proceedings of the 1st International Conference on Performance Evaluation Methodologies and Tools, Pisa, Italy, October 2006.